Processor structure and method for tracking instruction status t

Details Processor structure and method for tracking instruction status t Processor structure and method for tracking instruction status t

1995-06-07

1998-05-12

Treat, William M.

G06F 930

Patent

active

057519854

ABSTRACT:
Apparatus and method provide for tracking and maintaining precise state by assigning a unique identification tag to each instruction at the time of issue, associating the tag with a storage location in a first active instruction data structure, updating the data stored in the storage location in response to instruction activity status changes for each instruction, and maintaining a plurality of pointers to the storage locations that move in response to the instruction activity status. Status information includes an activity data item, such as an activity bit, that is set at the time the instruction is issued and cleared when execution completes without error. Pointers are established that point to the last issued instruction, the last committed instruction pointer, and reclaimed instruction pointer. These three pointers are moved forward toward the later issued (newer) instructions along the data structure based on comparisons of the active-bit for each location associated with one instruction in the data structure and predetermined rules. Exceptions or error conditions for any instruction prevent changing the active-bit so that movement of the pointers is controlled and prevented under these error conditions.

REFERENCES:
patent: 4703481 (1987-10-01), Fremont
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4893233 (1990-01-01), Denman et al.
patent: 4903264 (1990-02-01), Talgam et al.
patent: 4912707 (1990-03-01), Kogge et al.
patent: 5003458 (1991-03-01), Yamaguchi et al.
patent: 5003462 (1991-03-01), Blaner et al.
patent: 5021945 (1991-06-01), Morrison et al.
patent: 5075844 (1991-12-01), Jardine et al.
patent: 5093908 (1992-03-01), Beacom et al.
patent: 5193206 (1993-03-01), Mills
patent: 5235700 (1993-08-01), Alaiwan et al.
patent: 5261071 (1993-11-01), Lyon
patent: 5271013 (1993-12-01), Gleeson
patent: 5293499 (1994-03-01), Jensen
patent: 5301309 (1994-04-01), Sugano
patent: 5313634 (1994-05-01), Eickemeyer
patent: 5313647 (1994-05-01), Kaufman et al.
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5497499 (1996-03-01), Garg et al.
patent: 5590295 (1996-12-01), Deosaran et al.
Hwu et al.; Checkpoint Repair for High-Performance Out-of-Order Execution Machines IEEE Transactions on Computers; Dec. 1987; pp. 1496-1514.

Affiliated with

Also associated with

Rating

Processor structure and method for tracking instruction status t does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor structure and method for tracking instruction status t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor structure and method for tracking instruction status t will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-993483