Timing signal generation circuit

Details Timing signal generation circuit Timing signal generation circuit

1998-02-02

2000-09-12

Tran, Toan

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

327298, 327 3, G06F 104

Patent

active

061183199

ABSTRACT:
A timing signal generation circuit according to the present invention includes: a delay circuit for transmitting an input clock signal while delaying the clock signal, the delay circuit having a plurality of intermediate taps capable of outputting the clock signal at their corresponding positions in the delay circuit; a detection delay circuit for transmitting the clock signal while delaying the clock signal, the detection delay circuit having a plurality of intermediate taps capable of outputting the clock signal at their corresponding positions in the detection delay circuit; a plurality of sample/hold circuits each having a sampling signal terminal, the sampling signal terminals being connected to corresponding ones of the plurality of intermediate taps of the detection delay circuit; a plurality of boundary delay circuits for detecting an edge of the clock signal, the boundary detection circuits being connected to respective output terminals of the sample/hold circuits; and an output selection circuit for extracting the clock signal via at least one of the plurality of intermediate taps selected in accordance with an edge position of the clock signal detected by the boundary detection circuits, the output selection circuit outputting the extracted clock signal as a timing signal.

REFERENCES:
patent: 4710653 (1987-12-01), Yee
patent: 5059838 (1991-10-01), Motegi et al.
patent: 5204564 (1993-04-01), Ochiai
patent: 5268594 (1993-12-01), Huang
patent: 5306963 (1994-04-01), Leak et al.
patent: 5467041 (1995-11-01), Baba et al.
patent: 5578945 (1996-11-01), Flora
patent: 5646568 (1997-07-01), Sato
patent: 5668491 (1997-09-01), Higashisaka et al.
patent: 5892384 (1999-04-01), Yamada et al.
A. Young et al., IEEE Journal of Solid-State Circuits, vol. 27, No. 11, pp. 1599-1607, 1992. A PLL Clock Generator with 5 to 110 Mhz of Lock Range for Microprocessor.

Affiliated with

Also associated with

Rating

Timing signal generation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing signal generation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing signal generation circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-99329