Process for preparing semiconductor device using a tunnel oxidiz

Details Process for preparing semiconductor device using a tunnel oxidiz Process for preparing semiconductor device using a tunnel oxidiz

1993-05-27

1995-12-19

Chaudhari, Chandra

Fishing, trapping, and vermin destroying

437 31, 437162, 148DIG123, H01L 2122

Patent

active

054767997

ABSTRACT:
A process for preparing a semiconductor device forms an insulating thin film capable of tunnelling phenomenon of carriers on a semiconductor substrate and forms a polycrystalline semiconductor layer on the thin film. An impurity is injected to the surface of the polycrystalline semiconductor layer, the diffusion coefficient to the thin film being smaller than that to the polycrystalline semiconductor layer. The process effects a first heat treatment at a temperature of 800.degree. C. or less to diffuse the impurity injected into the polycrystalline semiconductor layer in the polycrystalline semiconductor layer, thereby forming a uniform or substantially uniform impurity containing region at least at the thin film side of the polycrystalline semiconductor layer, and, effects a second heat treatment the temperature of which is 950.degree. C. or less and higher than the temperature of the first heat treatment to diffuse the impurity present in the polycrystalline semiconductor layer into the semiconductor substrate through the thin film, thereby forming a diffused layer.

REFERENCES:
patent: 4624864 (1986-11-01), Hartmann
patent: 4676847 (1987-06-01), Lin
patent: 4728620 (1988-03-01), Jeuch
patent: 4780429 (1988-10-01), Roche et al.
Sato et al., "Enhanced Boron Diffusion Through Thin Silicon Dioxide in a Wet Oxygen Atmosphere", J. Electr. Soc., vol. 136, No. 6, Jun. 1989, pp. 1777-1781.
IBM Technical Disclosure Bulletin, vol. 32, No. 10A, Mar. 1990, pp. 90-91; "In Situ Deposition, Planarization, and Etching Of Polysilicon".
IBM Technical Disclosure Bulletin, vol. 32, No. 4A, Sep. 1989, pp. 367-370; "Process For Low Resistivity CoSi2 Contact To Very Shallow N-P Junction".
Solar Cells, vol. 20, No. 1, Feb. 1987, pp. 51-57, Sinke et al., "A Comparison Between Excimer Laser And Thermal Annealing etc.".
J. Appl. Phys., vol. 65, No. 10, May 1989, pp. 4036-4039, Wu et al. "Retardation of Nucleation Rate For Grain Size etc.".
J. Electrochem. Soc., vol. 135, No. 4, Apr. 1988, pp. 974-979, Cole et al. "Thin Epitaxial Silicon Regrowth etc.".
J. Electrochem. Soc., vol. 134, No. 7, Jul. 1987, pp. 1771-1777, Noguchi et al. "Advanced Superethin Polysilicon Film etc.".
Appl. Phys. Let., vol. 45, No. 8, Oct. 1984, pp. 910-912, Quach et al., "Solid phase epitaxy of polycrystalline silicon films etc.".
Pat. Abs. JP. vol. 13, No. 503, Nov. 13, 1989 and JP-A-120193.
Pat. Abs. JP. vol. 9, No. 203, Sep. 17, 1985 and JP-A-60084825.
Proc. IEEE 1988 Bipolar Circuits & Technology Meeting, Sep. 1988, pp. 132-135, van Schravendijk, "Thin base Formation etc.".

Affiliated with

Also associated with

Rating

Process for preparing semiconductor device using a tunnel oxidiz does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for preparing semiconductor device using a tunnel oxidiz, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for preparing semiconductor device using a tunnel oxidiz will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-991791