Abrading – Abrading process – Glass or stone abrading
Patent
1998-11-16
2000-12-26
Eley, Timothy V.
Abrading
Abrading process
Glass or stone abrading
451 57, 451 59, B24B 100
Patent
active
061650528
ABSTRACT:
A method to planarize the surface of a semiconductor substrate having shallow trench isolation (STI) reduces erosion of a silicon nitride planarization stop layer, reduces dishing of large areas of the shallow trench isolation, and prevents under polishing of the surface of the semiconductor substrate that will leave portions of the silicon dioxide that fills the shallow trenches covering the silicon nitride planarization stop exposed, is described. The method to planarize the surface of a semiconductor substrate having shallow trenches begins by chemical/mechanical planarization polishing at a first product of platen pressure and platen speed to planarize the semiconductor substrate. Polishing at a first product of platen pressure and platen speed will cause a high rate of material removal with low selectivity to increase production throughput. The silicon nitride stop layer will be examined to determine an end point exposure of the silicon nitride stop layer. When the end point exposure of the silicon nitride stop layer is reached, chemical/mechanical planarization polishing at a low product of platen pressure and platen speed is started to planarize the semiconductor substrate of slow over polish to control thickness of a trench oxide of the shallow trench isolation to reduce dishing and minimize erosion. The method further has the step of buffing the surface of the semiconductor substrate to remove any residue from the chemical/mechanical planarization polishing and to remove any microscratches from the surface of the semiconductor substrate.
REFERENCES:
patent: 4671851 (1987-06-01), Beyer et al.
patent: 5486265 (1996-01-01), Salugsugan
patent: 5575706 (1996-11-01), Tsai et al.
patent: 5665202 (1997-09-01), Subramanian et al.
patent: 5830041 (1998-11-01), Takahashi et al.
patent: 5836805 (1998-11-01), Obeng
patent: 5851135 (1998-12-01), Sandhu et al.
C.Y. Chang et al. "VLSI Technology", The McGraw-Hill Companies, Inc. 1996, p. 434-439.
Jang Syun-Ming
Yu Chen-Hua
Ackerman Stephen B.
Eley Timothy V.
Knowles Billy
Saile George O.
Taiwan Semiconductor Manufacturing Company
LandOfFree
Method and apparatus for chemical/mechanical planarization (CMP) does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for chemical/mechanical planarization (CMP), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for chemical/mechanical planarization (CMP) will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-989262