Active solid-state devices (e.g. – transistors – solid-state diode – Bipolar transistor structure – With non-planar semiconductor surface
Patent
1998-12-21
2000-09-12
Hardy, David
Active solid-state devices (e.g., transistors, solid-state diode
Bipolar transistor structure
With non-planar semiconductor surface
257587, H01L 2973
Patent
active
061181714
ABSTRACT:
A semiconductor device (10) is formed in a pedestal structure (16) overlying a semiconductor substrate (11). The semiconductor device (10) includes a base region (44) that contacts the corners (13) of the pedestal structure (16). Electrical connection to the base region (44) is provided by a conductive layer (28) that contacts the sides (12) and corners (13) of the pedestal structure (16).
REFERENCES:
patent: 4198252 (1980-04-01), Hsu
patent: 4371955 (1983-02-01), Sasaki
patent: 4504332 (1985-03-01), Shinada
patent: 4545109 (1985-10-01), Reichert
patent: 4697198 (1987-09-01), Komori et al.
patent: 4796070 (1989-01-01), Black
patent: 4851362 (1989-07-01), Suzuki
patent: 5021845 (1991-06-01), Hashimoto
patent: 5134454 (1992-07-01), Neudeck et al.
patent: 5395773 (1995-03-01), Ravindhran et al.
patent: 5434093 (1995-07-01), Chau et al.
patent: 5548154 (1996-08-01), Miller
patent: 5596221 (1997-01-01), Honda
patent: 5600168 (1997-02-01), Lee
patent: 5604374 (1997-02-01), Inou et al.
patent: 5656842 (1997-08-01), Iwamatsu et al.
H. Lin et al., "Computer Analysis of the Double-Diffused MOS Transistor for Integrated Circuits," Transactions on Electron Devices, vol. Ed-20, No. 3, Mar. 1973, pp. 275-282.
S. Shimizu et al., "0.15.mu.m CMOS Process for High Performance and High Reliability,"IEEE 1994, San Francisco, CA, pp. 67-70.
K. Lee et al., "Room Temperature 0.1 .mu.m CMOS Technology with 11.8 ps Gate Delay," IEEE 1993, Washington, DC, pp. 131-134.
Davies Robert B.
Zdebel Peter J.
Hardy David
Hightower Robert F.
Motorola Inc.
LandOfFree
Semiconductor device having a pedestal structure and method of m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having a pedestal structure and method of m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having a pedestal structure and method of m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-98546