Boots – shoes – and leggings
Patent
1992-11-06
1995-08-08
Harvey, Jack B.
Boots, shoes, and leggings
364DIG1, 364229, 364230, 3642302, 3642315, 3642316, 3642396, 364241, 3642455, 364246, 395290, 395650, 395726, G06F 1516
Patent
active
054407460
ABSTRACT:
System and method for synchronizing the operation of a plurality of processor devices wherein a host processor does not have to continuously poll a status register to determine the availability of a shared resource. The host processor instructs a slave peripheral processor to perform a task requiring the use of a shared resource having a corresponding signal location. The host processor further instructs the slave peripheral processor to update the corresponding signal location to a specified value when the shared resource is no longer required. The host processor also sets the corresponding signal location to an initial value indicating that the slave peripheral processor still requires the use of the shared resource. The host processor then begins polling the signal location to determine if the slave peripheral processor no longer requires the shared resource. This determination is based on the presence in the corresponding signal location of the specified value. When the host processor detects the specified value in the signal location, the host processor frees the shared resource for use by other tasks. The host processor only begins polling the signal location after the corresponding shared resource is designated for use by a slave peripheral processor and no longer needed by a client process and after the host processor has another use for the shared resource.
REFERENCES:
patent: 4380798 (1983-04-01), Shannon et al.
patent: 4393459 (1983-07-01), Huntley et al.
patent: 4574350 (1986-03-01), Starr
patent: 4594657 (1986-06-01), Byrns
patent: 4665484 (1987-05-01), Nanba
patent: 4780822 (1988-10-01), Miller
patent: 4847754 (1989-07-01), Obermarck et al.
patent: 4903218 (1990-02-01), Longo et al.
patent: 4928222 (1990-05-01), Vriezen et al.
patent: 4928247 (1990-05-01), Doyle et al.
patent: 4949248 (1990-08-01), Caro
patent: 4965718 (1990-10-01), George et al.
patent: 4975833 (1990-12-01), Jinzaki
patent: 5081702 (1992-01-01), Hamdan
patent: 5129085 (1992-07-01), Yamasaki
patent: 5129089 (1992-07-01), Nielsen
patent: 5142676 (1992-08-01), Fried et al.
patent: 5155499 (1992-05-01), Stiffler et al.
patent: 5167028 (1992-11-01), Shires
patent: 5265203 (1993-11-01), Peaslee et al.
patent: 5291608 (1994-03-01), Flurry
Harvey Jack B.
Seiko Epson Corporation
Sheikh Ayaz R.
LandOfFree
System and method for synchronizing processors in a parallel pro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for synchronizing processors in a parallel pro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for synchronizing processors in a parallel pro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-978750