Fishing – trapping – and vermin destroying
Patent
1991-06-27
1992-12-22
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 67, 437979, H01L 2176, H01L 21302
Patent
active
051734362
ABSTRACT:
An electrically-erasable, electrically-programmable ROM or an EEPROM is constructed using a floating-gate transistor with or without a split gate. The floating-gate transistor may have a self-aligned tunnel window of sublithographic dimension positioned on the opposite side of the source from the channel and drain, in a contact-free cell layout, enhancing the ease of manufacture and reducing cell size. In this cell, the bitlines and source/drain regions are buried beneath relatively thick silicon oxide and the floating gate extends over the thick silicon oxide. Programming and erasing are accomplished by causing electrons to tunnel through the oxide in the tunnel window. The tunnel window has a thinner dielectric than the remainder of the oxides under the floating gate to allow Fowler-Nordheim tunneling. Trenches and ditches are used for electrical isolation between individual memory cells, allowing an increase in cell density.
REFERENCES:
patent: 4455740 (1984-06-01), Iwai
patent: 4590504 (1986-05-01), Guterman
patent: 4597060 (1986-06-01), Mitchell et al.
patent: 4698900 (1987-10-01), Esquivel
patent: 4750024 (1988-06-01), Schreck
patent: 4780424 (1988-10-01), Holler et al.
patent: 4835115 (1989-05-01), Eklund
patent: 4853895 (1989-08-01), Mitchell et al.
patent: 4892840 (1990-01-01), Esquivel et al.
patent: 4905062 (1990-02-01), Esquivel et al.
patent: 4912676 (1990-03-01), Paterson et al.
patent: 4924437 (1990-05-01), Paterson et al.
patent: 4942448 (1990-07-01), Tsukamoto et al.
patent: 4947222 (1990-08-01), Gill et al.
patent: 4951103 (1990-08-01), Esquivel et al.
patent: 4990979 (1991-02-01), Otto
patent: 5045489 (1991-09-01), Gill et al.
patent: 5051796 (1991-09-01), Gill
D'Arrigo Sebastiano
Gill Manzur
McElroy David J.
Brady III W. James
Chaudhari C.
Chaudhuri Olik
Donaldson Richard L.
Lindgren Theodore D.
LandOfFree
Method of manufacturing an EEPROM with trench-isolated bitlines does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing an EEPROM with trench-isolated bitlines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing an EEPROM with trench-isolated bitlines will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-975039