Patent
1996-01-12
1998-03-17
Kulik, Paul V.
395376, 395392, G06F 1516
Patent
active
057297576
ABSTRACT:
A computer system is disclosed in which instruction sequencing is under the control of a program control computer, but each individual instruction is assigned for execution to an individual instruction computer. Each instruction computer includes programmable instruction decoding means by the modification of which the microtasks undertaken to execute an instruction are accordingly modifiable, either between successive execution cycles or during a single execution cycle. Thus, the system has the inherent ability to learn and adapt during the performance of a program. The system may be extended in two-dimensional and three-dimensional arrays to obtain a multiplication of power and to enjoy redundancy advantages.
REFERENCES:
patent: 3699526 (1972-10-01), Iskiyah et al.
patent: 3718912 (1973-02-01), Hasbrouck et al.
patent: 3959777 (1976-05-01), Kimmel
patent: 3983539 (1976-09-01), Faber et al.
patent: 4109311 (1978-08-01), Blum et al.
patent: 4380046 (1983-04-01), Fung
patent: 4414624 (1983-11-01), Summer, Jr. et al.
patent: 4466057 (1984-08-01), Houseman et al.
patent: 4514807 (1985-04-01), Nogi
patent: 4641238 (1987-02-01), Kneib
patent: 4825359 (1989-04-01), Ohkami et al.
patent: 4992933 (1991-02-01), Taylor
Kulik Paul V.
Phillips James H.
LandOfFree
Super-computer system architectures using status memory to alter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Super-computer system architectures using status memory to alter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Super-computer system architectures using status memory to alter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-967466