Synchronization circuit for clocked signals of similar frequenci

Details Synchronization circuit for clocked signals of similar frequenci Synchronization circuit for clocked signals of similar frequenci

1994-09-07

1998-03-17

Heckler, Thomas M.

G06F 112

Patent

active

057297193

ABSTRACT:
In accordance with this invention, a synchronization circuit generates a synchronized signal and a synchronized clock from an input signal and a clock signal. The synchronization circuit is insensitive to the clock signal prior to and during a predetermined time period after the occurrence of a leading edge in the synchronized signal, thus avoiding the metastable problem. The synchronized signal has a leading edge derived from a leading edge in the input signal and a trailing edge in synchronization with a trailing edge in the synchronized clock. The synchronized clock has a leading edge derived from a leading edge in the clock signal and a trailing edge derived from a trailing edge in the clock signal. One embodiment of a synchronization circuit is used in a host adapter integrated circuit which buffers data between a system bus and an input/output bus. The system bus clock signal is supplied as the input signal and the host adapter's clock signal is supplied as the clock signal to the synchronization circuit. The synchronized signal and the synchronized clock are then used to drive a data FIFO queue in the host adapter.

REFERENCES:
patent: 5036221 (1991-07-01), Brucculeri et al.
patent: 5291529 (1994-03-01), Crook et al.
patent: 5450458 (1995-09-01), Price et al.
patent: 5487163 (1996-01-01), Keeley
Data Book, Preliminary, AIC-7870 PCI Bus Master Single-Chip SCSI Host Adapter, Adaptec, pp. 1-1 through 1-8, 5-1 through 5-27, 9-1 through 9-26, 10-1 through 10-12 and 11-1 through 11-6, Dec., 1993.
Data Book, Preliminary, AIC-7850 PCI Bus Master Single-Chip SCSI Host Adapter, Adaptec, pp. 1-1 through 1-6, 5-1 through 5-20, 9-1 through 9-17 and 10-1 through 10-12, Feb., 1994.
Joseph D. Greenfield, "Practical Digital Design Using Ics", John Wiley & Sons, 1983, pp. 165-168 and 173-175.

Affiliated with

Also associated with

Rating

Synchronization circuit for clocked signals of similar frequenci does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronization circuit for clocked signals of similar frequenci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization circuit for clocked signals of similar frequenci will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-966624