Elimination of linearity superposition error in digital-to-analo

Details Elimination of linearity superposition error in digital-to-analo Elimination of linearity superposition error in digital-to-analo

1988-07-26

1990-07-17

Shoop, Jr., William M.

Coded data generation or conversion

Converter compensation

341154, H03M 106

Patent

active

049423975

ABSTRACT:
A converter, of the type having an R-2R resistive network and switches, is used to convert a digital signal of n-bits into an analog signal. A plurality of first interconnectors is used to electrically connect a first switch input of one of the switches to a first voltage reference node by separately extending directly therebetween. A plurality of second interconnectors is used to electrically connect a second switch input on the same one of the switches to a second voltage reference node is a similar fashion.

REFERENCES:
patent: 4398207 (1983-08-01), Hoff, Jr. et al.
patent: 4521765 (1985-06-01), Wang et al.
patent: 4567463 (1986-01-01), Naylor
patent: 4583009 (1986-04-01), Eng, Jr.
patent: 4641194 (1987-02-01), Hinn
patent: 4701641 (1987-10-01), Harris et al.
Honeywell Signal Technologies Data Sheet for the HDAC 50800 Digital-to-Analog Converter.

Affiliated with

Also associated with

Rating

Elimination of linearity superposition error in digital-to-analo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Elimination of linearity superposition error in digital-to-analo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Elimination of linearity superposition error in digital-to-analo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-96649