Logical expression processing pipeline using pushdown stacks for

Details Logical expression processing pipeline using pushdown stacks for Logical expression processing pipeline using pushdown stacks for

1992-04-22

1993-10-26

Lall, Parshotam S.

Boots, shoes, and leggings

3642249, 36423221, 3642545, 3642592, 3649244, 36493151, 3649576, 3649472, 364DIG1, 3401462, G06F 15347, G06F 1552

Patent

active

052573940

ABSTRACT:
A processing pipeline is disclosed for use with a computer having a vector register. The processing pipeline processes a logical expression including binary operand elements and operator elements successively supplied from the vector register, and stores resulting data into the vector register. The processing pipeline includes a first pushdown stack, coupled to the vector register to receive binary operand elements of the logical expression; a second pushdown stack, coupled to said vector register to receive operator elements of the logical expression; a character register to temporarily store an operator element of the logical expression during processing; and a processor for processing the logical expression, including an error detector for detecting errors in the logical expression based on a relationship between a first operator element in the character register and a second operator element at a top of the second pushdown stack.

REFERENCES:
patent: 4541046 (1985-09-01), Nagashima et al.
patent: 4677547 (1987-06-01), Omoda et al.
patent: 4760518 (1988-07-01), Potash et al.
patent: 4760525 (1988-07-01), Webb
patent: 4792893 (1988-12-01), Nakagawa et al.
patent: 4809158 (1989-02-01), McCauley
patent: 4823258 (1989-04-01), Yamazaki
patent: 4841438 (1989-06-01), Yoshida et al.
patent: 4868824 (1989-09-01), Golden
patent: 4885678 (1989-12-01), Kojima et al.
patent: 4885703 (1989-12-01), Deering
patent: 4888679 (1989-12-01), Fossum et al.
patent: 4928238 (1990-05-01), Sekiguchi
patent: 4945479 (1990-06-01), Rusterholz et al.
patent: 4958375 (1990-09-01), Reilly et al.
patent: 4967350 (1990-10-01), Maeda et al.
patent: 4987539 (1991-01-01), Moore et al.
patent: 5014327 (1991-05-01), Potter et al.
patent: 5109523 (1992-04-01), Kamada et al.
Kiyoshi Asai et al., Proposition of Monte Carlo Pipelines, 31 st Nat'l Conf. of Info. Processing Soc. of Japan (1985 latter term) (original and English translation).
Kiyoshi Asai et al., Vector-Parallel Processing of Monte Carlo Computation, 31 st Nat'l Conf. of Info. Processing Soc. of Japan (1985 latter term) (original and English translation).
Kiyoshi Asai et al., Vectorization of the KENO-IV Code, Nuclear Sci. & Eng. 92 (1986) at 298-307.

Affiliated with

Also associated with

Rating

Logical expression processing pipeline using pushdown stacks for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logical expression processing pipeline using pushdown stacks for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logical expression processing pipeline using pushdown stacks for will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-966235