Boots – shoes – and leggings
Patent
1987-10-02
1990-08-07
James, Andrew J.
Boots, shoes, and leggings
364200, G06F 1300, G06F 300
Patent
active
049473662
ABSTRACT:
Methods and apparatus are set forth for transferring data to and from a first bus, to which a first set of high performance devices, including at least one central processing unit ("CPU") is attached, and a second bus, to which a second set of relatively lower performance devices is attached. The aforesaid transfer is accomplished in a manner that facilitates communication between the first and second set of devices while insulating the performance of the first set of devices from the comparatively lower performance of the second set of devices. According to the preferred embodiment of the invention, an input/output controller i.e., ("IOC") is disclosed that includes a set of address mapped I/O ports. The I/O ports may be used to transfer data between the high performance channel (hereinafter referred to as the "Local Bus") coupled to the CPU in a reduced instruction set computer (RISC) system and a typically lower performance, peripheral bus (hereinafter referred to as a "Remote Bus"). The resulting IOC interface between the Local Bus and Remote Bus permits a wide performance range of standard peripheral devices to be attached to the RISC system in a manner that does not limit system performance. The IOC may be used as part of a data transfer controller ("DTC") having other components, such as direct memory access components, or may be used independently for transferring data between unmatched buses in, for example, RISC and non-RISC systems and data transmission systems generally.
REFERENCES:
patent: 4218742 (1980-08-01), Carlton et al.
patent: 4339795 (1982-07-01), Brereton et al.
patent: 4339796 (1982-07-01), Brereton et al.
patent: 4348721 (1982-09-01), Brereton et al.
patent: 4371932 (1983-02-01), Dinwiddie, Jr. et al.
patent: 4493028 (1985-01-01), Heath
patent: 4630232 (1986-12-01), Loskorn et al.
patent: 4701845 (1987-10-01), Andreasen et al.
patent: 4750113 (1988-06-01), Buggert
patent: 4771378 (1988-09-01), Halford
patent: 4780814 (1988-10-01), Hayek
patent: 4821185 (1989-04-01), Esposito
patent: 4827408 (1989-05-01), Shimomura
Advanced Micro Devices , Inc.
Becker Stephen A.
Ishimaru Mikio
James Andrew J.
Nelson H. Donald
LandOfFree
Input/output controller incorporating address mapped input/outpu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input/output controller incorporating address mapped input/outpu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input/output controller incorporating address mapped input/outpu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-965481