Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1975-09-23
1977-08-30
Heyman, John S.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
58 23A, 58 50R, 307200B, 307247A, 307251, H03K 3353, H03K 3286, H03K 1704, G04C 300
Patent
active
040456927
ABSTRACT:
An inverting amplifier is provided with a high impedance input resistor connected at one end to an input terminal of the amplifier and connected at the other end to a first voltage source constituting a first binary logic level. The input terminal is also connected through a switch to a second voltage source constituting a second and opposite binary level. An MOS-FET has source and drain electrodes connected to the input terminal and the first voltage source respectively and a gate electrode connected to an output terminal of the amplifier. When the switch is closed, the second voltage is applied to the input terminal and the inverted output of the amplifier turns off the MOS-FET. When the switch is open, the first voltage is applied to the input terminal through the resistor and the inverted output of the amplifier turns on the MOS-FET. The low impedance of the MOS-FET in the turned on condition increases the stability of the amplifier under high humidity conditions.
REFERENCES:
patent: 3562559 (1971-02-01), Rapp
patent: 3675144 (1972-07-01), Zuk
patent: 3728556 (1973-04-01), Arnell
patent: 3753009 (1973-08-01), Clapper
patent: 3755690 (1973-08-01), Smith
patent: 3823330 (1974-07-01), Rapp
patent: 3904888 (1975-09-01), Griffin et al.
patent: 3911289 (1975-10-01), Takemoto
patent: 3921010 (1975-11-01), Griffin
patent: 3922647 (1975-11-01), Broeker, Jr.
LEEHAN, "Low Power CMOS OFF-CHIP DRIVER-RECEIVER CIRCUITRY," IBM Tech. Discl. Bull.; vol. 16, No. 7, Dec. 1973, pp. 2315-2316.
CHIN, "FET POLARITY HOLD CIRCUIT;" IBM Tech. Discl. Bull.; vol. 15, No. 6, pp. 1757-1758, Nov. 1972.
CHRISTOPHERSON, "FET HYSTERESIS CIRCUIT;" IBM Tech. Discl. Bull.; vol. 15, No. 5, pp. 1475-1476, Oct. 1972.
CRAWFORD et al., "FET CONDUCTANCE MULTIPLIERS," Instruments and Control Systems (pub.) Sept. 1970, vol. 3, No. 9, pp. 117-119.
Morokawa Shigeru
Sekiya Fukuo
Anagnos Larry N.
Heyman John S.
LandOfFree
Solid state binary logic signal source for electronic timepiece does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Solid state binary logic signal source for electronic timepiece , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Solid state binary logic signal source for electronic timepiece will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-964096