Multi-chip superscalar microprocessor module

Details Multi-chip superscalar microprocessor module Multi-chip superscalar microprocessor module

1997-10-24

1999-06-01

Treat, William M.

39580023, G06F 1500

Patent

active

059095873

ABSTRACT:
The pipeline of a microprocessor is partitioned near its mid point such that a first portion of the functionality of the microprocessor is implemented on a first integrated circuit chip and a second portion of the microprocessor functionality is implemented on a second integrated circuit chip. In one implementation, the first integrated circuit chip includes an instruction cache, an instruction alignment unit, and a plurality of decode units for implementing fetch, alignment and decode stages, respectively, of the processor pipeline. Instructions are selected from the instruction cache by the instruction alignment unit and are provided to a respective decode unit. A compression unit may compress the information output by the decode units to prepare conveyance of the information from the first integrated chip to the second integrated circuit chip. The second integrated circuit chip contains circuitry to implement execute and write-back stages of the processor pipeline. This circuitry may include a plurality of execution units coupled to receive output signals from the decoders of the first integrated circuit chip, corresponding reservation stations, a load/store unit and a data cache. A decompression unit may be coupled to receive the compressed information from the compression unit of the first integrated circuit chip to decompress the information prior to providing it to the reservation stations and/or execution units.

REFERENCES:
patent: 5432913 (1995-07-01), Smits et al.
patent: 5553144 (1996-09-01), Almquist et al.
patent: 5581767 (1996-12-01), Katsuki et al.
patent: 5742844 (1998-04-01), Feldman
patent: 5764946 (1998-06-01), Tran et al.
patent: 5832294 (1998-11-01), Reinschmidt
patent: 5834940 (1998-11-01), Savkar et al.
Harvatis et al., "Pin Assignment for High-Performance MCM Systems", IEEE International Symposium on Circuits and Systems, May 12-15, 1996, vol. 4, pp. 771-774.
M. Cases, "Performance Comparison of Single and Multiple-Chip Packages in a Personal Computer Application", Electrical Performance in Electronic Packaging, Oct. 20-22, 1993, pp. 9-11, IEEE.
Dehkordi et al., "Early Cost/Performance Cache Analysis of a Split MCM-Based MicroSparc CPU", Proceeding of the Multi-Chip Module Conference, Feb. 6-7, 1996, pp. 148-153, IEEE.
Lomax et al., "Area I/O Flip-Chip Packaging to Minimize Interconnect Length", Proceedings of the Multichip Module Conference, Feb. 4-5, 1997, pp. 2-7, IEEE.
Garg et al., "Incorporating Multi-Chip Module Packaging Constraints into System Design", Proceedings of the European Design and Test Conference, Mar. 11-14, 1996, pp. 508-513, IEEE.
Banerjia et al., "Issues in Partitioning Integrated Circuits for MCM-D/Flip-Chip Technology", Proceedings of the Multichip Module Conference, Feb. 6-7, 1996, pp. 154-159, IEEE.

Affiliated with

Also associated with

Rating

Multi-chip superscalar microprocessor module does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-chip superscalar microprocessor module, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-chip superscalar microprocessor module will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-961793