Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1991-10-03
1993-10-26
Westin, Edward P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307473, 3072964, 361 98, H03K 1716, H03K 1900
Patent
active
052569144
ABSTRACT:
An output buffer circuit (10,11) is protected by a short circuit protection circuit (12) from short circuit conditions at the output by detecting occurrence of a short circuit condition of the output (V.sub.OUT) shorted to either the high or low potential power rails (V.sub.CC, GND) and by tristating the output buffer circuit upon detecting the short circuit condition. Detection of a short circuit condition is accomplished by sensing and comparing the respective states of signals at the input (V.sub.IN) and output (V.sub.OUT) and detecting occurrence of an out of state condition between the input and output. If the out of state condition is sensed for a sensing time delay period (tC1, tC2) longer than characteristic propagation delay times (tpHL, tpLH), a short circuit sensing signal (VLO, VHI) is generated. Tristating the output buffer circuit is accomplished by logically processing the short circuit sensing signal (VLO, VHI), generating a short circuit tristate enable signal (SOEB), and coupling the short circuit tristate enable signal (SOEB) to a tristate enable circuit input (14) of a tristate enable circuit (10, 11) for tristating the output buffer circuit. The sensing time delay period is achieved by charging an integrating capacitor (C1, C2) in a sensing signal circuit (21, 22). The sensing signal circuit is reset after detecting occurrence of a short circuit condition at the output. Resetting is delayed for a reset time delay period (tC3) substantially greater than the sensing time delay period (tC1, tC2). The reset time delay period is measured by discharging a reset delay capacitor (C3). The short circuit sensing sequence is then repeated.
REFERENCES:
patent: 4178620 (1979-12-01), Yu
patent: 4342065 (1982-07-01), Larson
patent: 4581550 (1986-04-01), Ferris et al.
patent: 4649297 (1987-03-01), Vazehgoo
patent: 4661727 (1987-04-01), Ferris et al.
patent: 4677320 (1987-06-01), Hannington
patent: 4717846 (1988-01-01), Ando
patent: 4791522 (1988-12-01), Bergh
patent: 4884165 (1989-11-01), Kong et al.
patent: 4896244 (1990-01-01), Kalina
patent: 4961010 (1990-10-01), Davis
patent: 5036222 (1991-07-01), Davis
patent: 5049763 (1991-09-01), Rogers
patent: 5051623 (1991-09-01), Yarbrough et al.
Calderwood Richard C.
Kane Daniel H.
National Semiconductor Corporation
Rose James W.
Sanders Andrew
LandOfFree
Short circuit protection circuit and method for output buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Short circuit protection circuit and method for output buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Short circuit protection circuit and method for output buffers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-961409