Multiplex communications – Wide area network – Packet switching
Patent
1993-01-19
1994-08-16
Chin, Wellington
Multiplex communications
Wide area network
Packet switching
370 941, H04L 1256
Patent
active
053393112
ABSTRACT:
A resequencing buffer and buffer control circuit is disclosed for resequencing data packets into their timed sequence after traversing a switch fabric which can introduce a misordering of data packets because of the varying time intervals required for data packets to traverse the switch fabric in a non-blocking manner. The resequencing buffer controller includes a plurality of hi-directional shift registers for storing each data packet's age and slot number, each bi-directional shift register having an associated slot control circuit for feeding the age and slot number one bit at a time onto a contention bus to thereby determine the oldest data packet eligible for transmission. The contention bus is an exclusive OR wire bus which interconnects the slot control circuits and an output circuit which controls the buffer to output the slot number containing the data packet of oldest age. In the event of ties between data packets having the same age, the slot numbers of the buffer are used to select a data packet for transmission.
REFERENCES:
patent: 5127000 (1992-06-01), Henrion
patent: 5173897 (1992-12-01), Schrodi et al.
patent: 5253251 (1993-10-01), Aramaki
Chin Wellington
Washington University
LandOfFree
Data packet resequencer for a high speed data switch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data packet resequencer for a high speed data switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data packet resequencer for a high speed data switch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-958565