Static information storage and retrieval – Floating gate – Particular biasing
Patent
1996-08-12
1998-09-15
Le, Vu A.
Static information storage and retrieval
Floating gate
Particular biasing
36518519, 36518522, 36518517, G11C 700
Patent
active
058089390
ABSTRACT:
In a non-volatile semiconductor memory, a large current can be flowed through the memory cell during reading. The number of the column lines can be reduced. The electron injection to the floating gates of the respective memory cells is averaged to reduce the dispersion of the threshold voltages thereof. The electron emission from the floating gates of the respective memory cells is also averaged to reduce the dispersion of the threshold voltages thereof. An increase in chip size due to latch circuits can be prevented. By noting that either of a plurality of "0" or "1" of the binary data are stored such in the memory cells of the memory cell bundle or block, a negative threshold voltage is allocated to the memory cells for storing the more bit side data of the binary data. A single column line is used in common for the two adjacent memory blocks. To inject electrons to the floating gates of the memory cells, voltage is increased gradually and stopped when electrons have been injected up to a predetermined injection rate. Electrons are once emitted from the floating gates, and thereafter the electrons are injected again to store one of a binary data. Further, the data latch circuits can be formed at any positions remote from the memory cell array.
REFERENCES:
patent: 5068827 (1991-11-01), Yamaha et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5132935 (1992-07-01), Ashmore, Jr.
patent: 5200920 (1993-04-01), Norman et al.
patent: 5233562 (1993-08-01), Ong et al.
patent: 5257225 (1993-10-01), Lee
R. Stewart et al., "A High Density EPROM Cell and Array" technical paper, presented at 1986 Symposium on VLSI Technolgy, San Diego, U.S.A., pp. 89-90.
"A Study of High-Performance NAND Structured EEPROMS", Endoh et al., IEICE Transactions on Electronics, vol. e75-c, No. 11, Nov. 1992, pp. 1351-1356.
"An Experimental 4-Mbit CMOS EEPROM with a NAND-Structured Cell", Momodomi et al., IEEE Journal of Solid-State Circuits, vol. 24 No. 5, Oct. 1989, pp. 1238-1243.
Kabushiki Kaisha Toshiba
Le Vu A.
LandOfFree
Non-volatile semiconductor memory device and data programming me does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device and data programming me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device and data programming me will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-95556