Process for electrically interconnecting chips with substrates e

Metal working – Method of mechanical manufacture – Electrical device making

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

228226, 228245, 228254, 427 99, 427124, 427125, H05K 330

Patent

active

039862550

ABSTRACT:
Gold alloy bumps are built up upon conductive pads formed upon electronic chips. The bumps are thereafter aligned with conductive portions of a generally larger substrate to which the chips are to be electrically connected. The bumps are produced by either vacuum evaporating or plating metallic layers over the conductive chip pad areas wherein certain layers within the bumps are formed of magnetic metals such as cobalt or nickel cobalt alloys. Metallic layers of gold and alloying metal are evaporated or plated over the deposited magnetic metals to complete the formation of the bumps. The chips are thereafter subjected to a sufficient amount of heat to cause the bumps to flow, thereby to form a reliable electrical connection between the chips and the substrate. The magnetic materials formed within the bumps result in ease of transporting and manipulating the chips for further processing by means of magnetic plates or other pickup devices. The flowing of the bumps renders the electrical interconnections between the chips and substrate self-aligning since the molten alloy will be attracted to and bond to the adjacent conductive substrate pads rather than the non-metallic portions immediately adjacent the pads. Reliable interconnections are made to multiple substrate pads by virtue of the ductile metallurgy of the bump material.

REFERENCES:
patent: 3386894 (1968-06-01), Steppat
patent: 3392442 (1968-07-01), Napier et al.
patent: 3480412 (1969-11-01), Duffek; Jr. et al.
patent: 3484933 (1969-12-01), Hagon
patent: 3609472 (1971-09-01), Bailey
patent: 3645785 (1972-02-01), Hemtzschel
patent: 3716907 (1973-02-01), Anderson
patent: 3760238 (1973-09-01), Hamer et al.
patent: 3849757 (1974-11-01), Khammous et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for electrically interconnecting chips with substrates e does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for electrically interconnecting chips with substrates e, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for electrically interconnecting chips with substrates e will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-94769

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.