Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1997-09-26
2000-02-01
Ngo, Chuong Dinh
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
708403, G06F 1500, G06F 752
Patent
active
060214236
ABSTRACT:
A method using replication of distributed arithmetic logic circuits and recursive interpolation of reduced angular increments of sine and cosine sum constants in logic look-up tables permits the computation of vector rotation and large FFTs in an efficient-parallel fashion within a unitary field programmable gate array chip, without off-chip memory for storing constants.
REFERENCES:
patent: 3777130 (1973-12-01), Croisier et al.
patent: 4680727 (1987-07-01), White
patent: 4970674 (1990-11-01), White
patent: 5033019 (1991-07-01), White
patent: 5339265 (1994-08-01), Liu et al.
patent: 5371753 (1994-12-01), Adsett
Cooley, James W. and Tukey, John W., Apr. 1965, "An Algorithm for the Machine Calculation of Complex Fourier Series," Math of Comput., vol. 19, pp. 297-301.
New, Bernie, Aug. 17, 1995, "A Distributed Arithmetic Approach to Designing Scalable DSP Chips," EDN, pp. 107-114.
White, Stanley A., Jul. 1989, "Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review," IEEE ASSP Magazine, pp. 4-19.
Nag Sudip K.
Verma Hare K.
Harms Jeanette S.
Ngo Chuong Dinh
Tachner Adam H.
Xilinx , Inc.
LandOfFree
Method for parallel-efficient configuring an FPGA for large FFTS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for parallel-efficient configuring an FPGA for large FFTS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for parallel-efficient configuring an FPGA for large FFTS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-945739