1980-12-31
1982-02-16
Clawson, Jr., Joseph E.
357 55, 357 59, H01L 2978
Patent
active
043162037
ABSTRACT:
An Insulated Gate Field Effect Transistor (IG FET) comprises two depletion mode gate portions formed along the surface of a V-shaped recess in a semiconductor layer, an enhancement mode gate portion disposed between the two depletion mode gate portions, and a source region and a drain region disposed on respective sides of, and adjacent to, the depletion mode gate portion at the surface of the semiconductor layer. The V-shaped recess extends downwardly from the surface of, and through, a first semiconductor layer having comparatively low impurity concentration into an underlying second semiconductor layer having comparatively high impurity concentration. The first semiconductor layer provides, in the recess, the depletion mode gate portion, and the second semiconductor layer provides, in the recess, the enhancement mode gate portion of the IG FET. The source region and drain region are disposed on respective sides of, and adjacent to, the V-shaped recess, and are spaced apart from each other at the uppermost surface of the substrate. The IG FET, as thus described, has a very short effective channel length, but also allows easy formation of electrodes on the source and drain regions. Moreover, the described IG FET is characterized by a high punch-through voltage regardless of the polarity of the voltage applied thereto, and precludes occurrence of the short-channel effect by virtue of the provision of the two depletion mode channels adjacent to the source region and drain region, respectively. A further embodiment employing dual recesses is also disclosed.
REFERENCES:
patent: 3600651 (1971-08-01), Duncan
patent: 4072545 (1978-02-01), DeLamoneda
patent: 4074301 (1978-02-01), Paivinen et al.
patent: 4109270 (1978-08-01), VonBasse et al.
patent: 4126881 (1978-11-01), VonBasse et al.
patent: 4156289 (1979-05-01), Hoffmann et al.
patent: 4172260 (1979-10-01), Okabe et al.
patent: 4191963 (1980-03-01), Schmidt et al.
patent: 4251828 (1981-02-01), Sakurai
Clawson Jr. Joseph E.
Fujitsu Limited
LandOfFree
Insulated gate field effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Insulated gate field effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Insulated gate field effect transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-944771