Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1995-07-17
1997-01-28
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327144, 327212, 377 78, H03K 3289
Patent
active
055981208
ABSTRACT:
A digital integrated circuit provided with a dual latch clocked LSSD that includes a master latch coupled to a slave latch such that it operates in at least three operational modes. Preferably the three modes of the dual latch clocked LSSD include a functional mode, a capture mode, and a shift mode. In the functional mode, the dual latch clocked LSSD operates as an edge-triggered flip-flop storage element. In the capture mode, the dual latch clocked LSSD operates as a level sensitive latch storage element controlled by the system clock, one of two scan clock signals, and, preferably, by a test mode input signal. In the shift mode, the dual latch clocked LSSD again operates as a level sensitive latch storage element, but is controlled by a pair of shift clocks. By separating the capture mode from the functional mode, the dual latch clocked LSSD is exceptionally resistant to skew problems in both the capture and the shift modes.
REFERENCES:
patent: 4298980 (1981-11-01), Hajdu et al.
patent: 4476431 (1984-10-01), Blum
patent: 4495628 (1985-01-01), Zasio
patent: 4495629 (1985-01-01), Zasio
patent: 4524509 (1985-09-01), Buchanan et al.
patent: 4553236 (1985-11-01), Zasio et al.
patent: 4554664 (1985-11-01), Schultz
patent: 4569067 (1986-02-01), Gallup
patent: 4580137 (1986-04-01), Fiedler et al.
patent: 4587480 (1986-05-01), Zasio
patent: 4597042 (1986-06-01), d'Angeac et al.
patent: 4649539 (1987-03-01), Crain et al.
patent: 4780874 (1988-10-01), Lenoski et al.
patent: 4782283 (1988-11-01), Zasio
patent: 4843254 (1989-06-01), Motegi et al.
patent: 4855669 (1989-08-01), Mahoney
patent: 5015875 (1991-05-01), Giles et al.
patent: 5105100 (1992-04-01), Yamada
patent: 5130568 (1992-07-01), Miller et al.
patent: 5155432 (1992-10-01), Mahoney
patent: 5175447 (1992-12-01), Kawasaki et al.
patent: 5189315 (1993-02-01), Akata
Callahan Timothy P.
Nu Ton My-Trang
VLSI Technology Inc.
LandOfFree
Dual latch clocked LSSD and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual latch clocked LSSD and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual latch clocked LSSD and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-943705