Circuit for displaying picture of multiple channels

Details Circuit for displaying picture of multiple channels Circuit for displaying picture of multiple channels

1989-06-22

1991-01-08

Chin, Tommy P.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358 22, H04N 5272, H04N 5450

Patent

active

049840827

ABSTRACT:
If the period of a horizontal synchronizing signal component output from a synchronizing separator circuit differs from a predetermined horizontal trace period, a decision-making circuit determines that a channel with no signal has been received, making high the frequency of a clock for generation of a write address. If the period of the horizontal synchronizing signal component equals the predetermined horizontal trace period, the decision-making circuit makes low the frequency of a clock for generation of a write address. Accordingly, in a multiple-channel picture display mode, in the case of the reception of a channel with no signal, writing for one horizontal trace period is completed in a shorter time than writing in the case of reception of a channel with a signal. The received signal of each channel is correctly written into a picture memory in each horizontal trace period irrespective of variations in the dispersion of the period of the horizontal synchronizing signal component. Accordingly, it is possible to eliminate the problem that, as in the prior art, the next horizontal synchronizing signal component appears during the current write period to cause multiple-channel pictures to be displayed at locations offset from corresponding display frames. It is, therefore, possible to correctly identify the picture information of each channel with a signal.

REFERENCES:
patent: 4543614 (1985-09-01), Chen
patent: 4623915 (1986-11-01), Bolger
patent: 4636864 (1987-01-01), Annegarn et al.
patent: 4638360 (1987-01-01), Christopher et al.
patent: 4665438 (1987-05-01), Miron et al.
patent: 4682234 (1987-07-01), Naimpally
patent: 4748504 (1988-05-01), Ikeda et al.
patent: 4855833 (1989-08-01), Kageyama et al.

Affiliated with

Also associated with

Rating

Circuit for displaying picture of multiple channels does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for displaying picture of multiple channels, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for displaying picture of multiple channels will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-939577