Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1978-06-30
1981-10-13
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307270, H03K 19173, H03K 1920, H03K 19094
Patent
active
042950643
ABSTRACT:
A push-pull driver circuit wherein the input signals is applied to turn on one of two transistors mounted in series and the inversion of that signal is applied to the second transistor in the series path and the output taken from between them operates to isolate the load and since one and only one of the two transistors in the series path is conducting there is a path to charge and discharge the load capacitance but no path through both devices for power dissipation. The driver circuit can be built into a 2-bit partitioning circuit which in turn, when used with a programmed logic array and the relative capacitance of the various parts being isolated from each other by a coupling circuit, the resulting assembly provides a high performance programmed array logic device.
REFERENCES:
patent: 3806880 (1974-04-01), Spence
patent: 3946245 (1976-03-01), McClaughry
patent: 3993919 (1976-11-01), Cox et al.
patent: 4001601 (1977-01-01), Schuster
patent: 4032894 (1977-06-01), Williams
patent: 4057787 (1977-11-01), Heuer et al.
patent: 4071783 (1978-01-01), Knepper
patent: 4103189 (1978-07-01), Perlegos et al.
patent: 4110633 (1978-08-01), Blaser et al.
patent: 4123669 (1978-10-01), Devine et al.
patent: 4129794 (1978-12-01), Dickson et al.
patent: 4140921 (1979-02-01), Balasubramanian et al.
Balasubramanian et al., "Two-Bit Partitioning Driver"; IBM Tech. Discl. Bull.; vol. 18, No. 9, pp. 2958-2959; 2/1976.
Delahanty et al., "PLA Driver with Integral Race Prevention"; IBM Tech. Discl. Bull.; vol. 19, No. 1, pp. 152-153; 6/1976.
Aoki et al., "Driver Circuit Using Enhancement Depletion FET", IBM Tech. Discl. Bull.; vol. 16, No. 11, p. 3713; 4/1974.
Blaser et al., "FET Logic Configuration"; 1978 IEEE--Int'l. Solid-State Circuits Conference, 2/15/78; pp. 14-15 (Digest of Technical Papers).
Fleisher et al., "An Introduction to Array Logic"; IBM Journal of Research and Development; pp. 98-109; 3/1975.
HSU, "True, Push-Pull Driver"; IBM Tech. Discl. Bull.; vol. 19, No. 3, pp. 998-999; 8/76.
Anagnos Larry N.
International Business Machines - Corporation
Riddles Alvin J.
LandOfFree
Logic and array logic driving circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic and array logic driving circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic and array logic driving circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-933060