Boots – shoes – and leggings
Patent
1991-08-29
1992-11-24
Fleming, Michael R.
Boots, shoes, and leggings
36471501, 364602, 395 24, G06F 1518
Patent
active
051670089
ABSTRACT:
A plurality of neural circuits are connected in a neural network layer for generating their respective digital axonal responses to the same plurality of synapse input signals. Each neural circuit includes digital circuitry for approximating a sigmoidal response connected after respective circuitry for performing a weighted summation of the synapse input signals to generate a weighted summation result in digital form. In this digital circuitry the absolute value of the digital weighted summation result is first determined. Then, a window comparator determines into which of a plurality of amplitude ranges the absolute value of the weighted summation result falls. A digital intercept value and a digital slope value are selected in accordance with the range into which the absolute value of the weighted summation result falls. The absolute value of the digital weighted summation result is multiplied by the selected digital slope value to generate a digital product; and the digital intercept value is added to the digital product to generate an absolute value representation of a digital axonal response. The polarity of the weighted summation result is determined, and the same polarity is assigned to the absolute value representation of the digital axonal response, thereby to generate the digital axonal response.
REFERENCES:
patent: 4156284 (1979-05-01), Engeler
patent: 4807168 (1989-02-01), Moopenn et al.
patent: 4866645 (1989-09-01), Lish
patent: 4873661 (1989-10-01), Tsividis
patent: 4888721 (1989-12-01), Kondoh et al.
patent: 4896287 (1990-01-01), O'Donnell et al.
patent: 4903226 (1990-02-01), Tsividis
patent: 4931674 (1990-06-01), Kub et al.
patent: 4941122 (1990-07-01), Weideman
patent: 4988891 (1991-01-01), Mashiko
Eberhardt et al., "Design of Parallel Hardware Neural Network Systems From Custom Analog VLSI `Building Block` Chips", IJCNN, 1989, pp. II-183-190.
Schwartz et al., "A Programmable Analog Neural Network Chip", IEEE Jour. Solid-State Circuits, vol. 24(3), 1989, 688-697.
Kub et al., "Programmable Analog Vector-Matrix Multipliers", IEEE Jour. Solid-State Circuits, vol. 25(1), 1990, 207-214.
Schwartz, T. J., "A Neural Chips Survey", AI Expert, Dec. 1990, pp. 34-39.
Fu et al., "A Universal Digital VLSI Design for Neural Networks", IJCNN, 1989.
Downs Robert W.
Fleming Michael R.
General Electric Company
Snyder Marvin
LandOfFree
Digital circuitry for approximating sigmoidal response in a neur does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital circuitry for approximating sigmoidal response in a neur, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital circuitry for approximating sigmoidal response in a neur will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-928874