Communications: electrical – Continuously variable indicating – With meter reading
Patent
1991-06-21
1992-11-24
Yusko, Donald J.
Communications: electrical
Continuously variable indicating
With meter reading
395800, H04B 100
Patent
active
051666740
ABSTRACT:
A large number of processing elements (e.g. 4096) are interconnected by means of a high bandwidth switch. Each processing element includes one or more general purpose microprocessors, a local memory and a DMA controller that sends and receives messages through the switch without requiring processor intervention. The switch that connects the processing elements is hierarchical and comprises a network of clusters. Sixty-four processing elements can be combined to form a cluster and sixty four clusters can be linked by way of a Banyan network. Messages are routed through the switch in the form of packets which includes a command field, a sequence number, a destination address, a source address, a data field (which can include subcommands), and an error correction code. Error correction is performed at the processing elements. If a packet is routed to a non-present or non-functional processor, the swithc reverses the source and destination field and returns the packet to the sender with an error flag. If the packet is misrouted to a functional processing element, the processing element corrects the error and retransmits the packet through the switch over a different path. In one embodiment, each processing element can be provided with a hardward accelerator for database functions. In this embodiment, the multiprocessor of the present invention can be employed as a coprocessor to a 370 host and used to perform database functions.
REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4344134 (1982-08-01), Barnes
patent: 4811210 (1989-03-01), McAulay et al.
patent: 4814970 (1989-03-01), Barbagelata et al.
patent: 4980822 (1990-12-01), Brantley et al.
patent: 5021947 (1991-06-01), Campbell et al.
patent: 5060140 (1991-10-01), Brown et al.
IBM Technical Disclosure Bulletin, vol. 27, No. 5, Oct. 1984, pp. 2811-2816, entitled "Omega-Crossbar Network" by G. F. Pfister.
IBM Technical Disclosure Bulletin, vol. 28, No. 1, Jun. 1985, pp. 417-418, entitled "Organizational Redundancy For A Parallel Processor Machine" by W. C. Brantley, et al.
Proceedings of the 1985 International Conference on Parallel Processing, Aug., 1985, pp. 764-771, Entitled "the IBM Research . . . and Architecture", by G. F. Pfister et al.
IEEE Computer, May 1987, pp. 43-56, entitled "Programming for Parallelism" by Alan H. Karp.
IEEE Computer, Jun. 1987, pp. 9-12, entitled "Interconnection Networks for Parallel and Distributed Processing" by Laxmi N. Bhuyan.
IEEE Computer, Oct. 1987, pp. 11-21, entitled "Parallel Querying of Large Data bases: A Case Study", by H. S. Stone.
IEEE Computer, Nov. 1988, pp. 26-37, "Reducing Contention In Shared-Memory Multi-Processors" by P. Stenstrom.
Baum Richard I.
Brotman Charles H.
Rymarczyk James W.
Goldman Bernard M.
International Business Machines - Corporation
Ludwin Richard M.
Magistre Dervis
Yusko Donald J.
LandOfFree
Multiprocessing packet switching connection system having provis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessing packet switching connection system having provis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessing packet switching connection system having provis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-925087