Boots – shoes – and leggings
Patent
1983-09-19
1988-01-12
Kemeny, Emanuel S.
Boots, shoes, and leggings
G06F 1200, G06F 938, G06F 1300
Patent
active
047195681
DESCRIPTION:
BRIEF SUMMARY
TECHNICAL FIELD
The present invention relates to a hierarchical memory organization utilizing a unique cache architecture having separate caches for storing instructions and data. The hierarchical memory organization is particularly adapted for use with very high speed modern electronic computing systems where it is specifically desired to eliminate or minimize time lost by CPU while waiting for data to be accessed from or stored into the memory.
BACKGROUND ART
Modern high speed electronic data processing systems often comprise a processor or CPU and a hierarchical memory system including a high capacity relatively low speed memory whose cycle time is much less than the cycle time of the processor and a relatively low capacity high speed memory, conventionally known as a cache, which has a memory cycle time comparable to the cycle time of the processor. Such cache memory systems are well known in the art for reducing effective memory access time at a more or less reasonable cost. When information is required by the CPU, it is read from the main memory, provided to the processor and written into the cache memory. If the same information is required subsequently by the processor, it may be read directly from the cache memory to avoid the time delay which would normally be encountered when reading the main memory.
However, if the cache memory is filled, the required information must be obtained from the main memory and the storage location in the cache memory must be identified for storing this new information. However, before the old location can be used for storing the new data, a determination must be made to see if the data currently in the cache has been modified by the program and if so, it must be stored back into the main memory in order that the main memory will properly reflect the current state of the data (if required). Most current cache architectures require such store back however it would obviously be advantageous to delete this store back function if the data in its modified form, will not again be needed by the program or if the data were never modified.
Another common feature present in most existing cache architectures is that they are essentially transparent to the system software. That is, the system software including compilers, operating systems etc. utilize memory fetch and store operations as though the cache did not exist. In such systems the hardware of the cache in essence interposes itself between the CPU and the main memory. In such system the existence of the cache greatly speed up effective memory access time however many of the benefits which could be derived from such a high speed storage are lost due to the architectures and conventions used.
An article entitled "The 801 Minicomputer," by George Radin, published in the ACM SIGPLAN Notices, Vol. 17, No. 4, April 1982, pages 39-47, is an overview of an experimental minicomputer which incorporates a hierarchical memory organization including separate cache memories for instructions and data including the teachings of the present invention.
U.S. Pat. No. 4,142,234 assigned to the same assignee as the present invention; an article entitled "Cache Memory with Prefetching Data Priority," by B. Bennett et al in the IBM Technical Disclosure Bulletin, Vol. 18, No. 12, May 1976; and U.S. Pat. No. 4,056,844 all generally disclose hierarchical memory organizations including cache memories wherein the cache memories are neither subdivided into separate data and instruction sections nor do they contain special control fields accessible to the program for controlling the operation of the memory system.
U.S. Pat. No. 4,161,024 and U.S. Pat. No. 4,195,342 both describe EDP systems which include direct CPU to cache interfaces as are generally known in the art.
U.S. Pat. No. 4,070,706 discloses a cache memory system in which the cache is divided into a data section and an address section (not a directory) but not into data and instruction sections.
U.S. Pat. No. 4,245,304 described a split cache system which divides the operation into two
REFERENCES:
patent: 3618041 (1971-11-01), Horikoshi
patent: 4268907 (1981-05-01), Porter et al.
patent: 4467414 (1984-08-01), Akagi et al.
patent: 4472774 (1984-09-01), Pilat et al.
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4502110 (1985-02-01), Saito
patent: 4521851 (1985-06-01), Trubisky et al.
patent: 4527238 (1985-07-01), Ryan et al.
patent: 4530050 (1985-07-01), Fukunaga et al.
patent: 4597044 (1986-06-01), Circello
patent: 4612612 (1986-09-01), Woffinden et al.
Carrubba Francis P.
Cocke John
Kreitzer Norman H.
International Business Machines - Corporation
Kemeny Emanuel S.
Lacasse Randy W.
Schlemmer Roy R.
LandOfFree
Hierarchical memory system including separate cache memories for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical memory system including separate cache memories for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical memory system including separate cache memories for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-923779