Method and apparatus for testing an NVM

Details Method and apparatus for testing an NVM Method and apparatus for testing an NVM

1994-07-13

1996-03-26

Nguyen, Hoa T.

39518318, G01R 3128

Patent

active

055028136

ABSTRACT:
Apparatus for testing an NVM comprising, a microprocessor, a plurality of NVMs respectively connected to the microprocessor, each of the NVMs having an address space for storing data therein, and the microprocessor including, structure for selecting one of the plurality of NVMs structure for byte-write-mode writing data having a predetermined page size to the selected NVM for storage in the address space thereof, structure for page-write-mode writing different data having the predetermined page size to the selected NVM for storage in the address space thereof, and structure for counting the number of changed bytes in the address space of the NVM.

REFERENCES:
patent: 4578774 (1986-03-01), Muller
patent: 4742469 (1988-05-01), Haines et al.
patent: 4802117 (1989-01-01), Chrosny et al.
patent: 4805151 (1989-02-01), Terada et al.
patent: 4916623 (1990-04-01), Check, Jr.
patent: 4953129 (1990-08-01), Kobayashi et al.
patent: 4998203 (1991-03-01), DiGiulio et al.
patent: 5021963 (1991-06-01), Brown et al.
patent: 5170044 (1992-12-01), Pastor

Affiliated with

Also associated with

Rating

Method and apparatus for testing an NVM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for testing an NVM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing an NVM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-922575