Patent
1995-04-06
1996-03-26
Beausoliel, Jr., Robert W.
39518401, 39518508, G06F 1100
Patent
active
055028128
ABSTRACT:
In the event of failure of a processor module (PMI) which is part of a data processing system the processor module (III.1) is turned off and then on; preferably, complete reconfiguration (III.2) of the module is commanded only if at least one other fault, the number of which can be chosen at will, is detected in a given time (T.sub.max) from the first fault replacing it with another available cold redundant processor module.
REFERENCES:
patent: 4200226 (1980-04-01), Piras
patent: 4371754 (1983-02-01), De et al.
patent: 4377000 (1983-03-01), Staab
patent: 4517639 (1985-05-01), Ferrell et al.
patent: 4553204 (1985-11-01), Hashimoto
patent: 4654846 (1987-03-01), Goodwin et al.
patent: 4726024 (1988-02-01), Guziak et al.
patent: 4742469 (1988-05-01), Haines et al.
patent: 4868818 (1989-09-01), Madan et al.
patent: 5048017 (1991-09-01), Breneman
patent: 5073853 (1991-12-01), Johnson
patent: 5139218 (1992-08-01), Bird et al.
patent: 5155729 (1992-10-01), Rysko et al.
patent: 5185693 (1993-02-01), Loftis et al.
patent: 5202887 (1993-04-01), Ueno et al.
Microprocessing and Microprogramming, Aug. 27, 1989, pp. 233-237.
Leyre Xavier
Senaux Michel
Aerospatiale - Societe Nationale Industrielle
Beausoliel, Jr. Robert W.
Palys Joseph E.
VanOphem John
VanOphem Remy J.
LandOfFree
Method and system for automatic fault detection and recovery in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for automatic fault detection and recovery in , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for automatic fault detection and recovery in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-922553