Method of fabricating a base-coupled transistor logic

Details Method of fabricating a base-coupled transistor logic Method of fabricating a base-coupled transistor logic

1990-06-18

1992-11-24

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437 31, 437 51, 437 55, 437917, 148DIG11, 148DIG87, H01L 2144

Patent

active

051660946

ABSTRACT:
A base-coupled logic gate is characterized by input Schottky diodes that are directly formed on the base region of the switching transistor for the gate. A logic of this type provides flexible circuit arrangements and savings in required area, while achieving very high speeds. As a result of the savings in area, the buried layer capacitance of the gate is also reduced, which facilitates the high-speed operation of the circuit.

REFERENCES:
patent: 3904450 (1975-09-01), Evans et al.
patent: 3909700 (1975-09-01), Ferro
patent: 3922565 (1975-11-01), Berger et al.
patent: 3961351 (1976-06-01), Blatt
patent: 3962717 (1976-06-01), O'Brien
patent: 4071774 (1978-01-01), Tokumaru et al.
patent: 4075039 (1978-02-01), Sloan, Jr.
patent: 4076556 (1978-02-01), Agraz-Guerena et al.
patent: 4087900 (1978-05-01), Xiannoulos
patent: 4190466 (1980-02-01), Bhtattacharyya
patent: 4260906 (1981-04-01), Tokumaru et al.
patent: 4567644 (1986-02-01), Allison
patent: 4669180 (1987-06-01), Thomas et al.
patent: 4947230 (1990-08-01), Kapoor

Affiliated with

Also associated with

Rating

Method of fabricating a base-coupled transistor logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating a base-coupled transistor logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a base-coupled transistor logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-921499