Method of integrating heterojunction bipolar transistors with he

Details Method of integrating heterojunction bipolar transistors with he Method of integrating heterojunction bipolar transistors with he

1991-03-28

1992-11-24

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437 59, 148DIG72, 257195, 257197, H01L 2970, H01L 21265

Patent

active

051660830

ABSTRACT:
Generally, and in one form of the invention, a semi-insulating semiconductor substrate 10 is provided having a first surface. An HBT subcollector region 12 of a first conductivity type is implanted in the substrate 10 at the first surface. Next, an i-layer 16 is grown over the first surface, over which an HFET electron donor layer 18 of the first conductivity type is grown, the electron donor layer 18 having a wider energy bandgap than the i-layer. Subsequently, an HFET contact layer 20 of the first conductivity type is grown over the HFET donor layer 18. Next, the HFET contact 20 and donor 18 layers are etched away over the HBT subcollector region 12, after which an HBT base layer 22 of a second conductivity type is selectively grown on the i-layer 16 over the HBT subcollector region 12. Then, an HBT emitter layer 24/26/28 of the first conductivity type is selectively grown over the HBT base layer 22, the HBT emitter layer 24/26/28 having a wider energy bandgap than the HBT base layer 22. Afterwards, an isolation region 30 is implanted at the boundaries between the HFET contact layer 20 and the HBT emitter layer 24/26/28, the isolation region 30 extending down into the substrate 10. Next, a portion of the HFET contact layer 20 is etched away to form an HFET gate contact recess. Lastly, conductive contacts 34, 44, 32, 36 and 40 are formed to the HFET contact layer 20, the HFET gate contact recess, the HBT emitter layer 24/26/28, the HBT base layer 22 and the HBT subcollector region 12.
Other devices, systems and methods are also disclosed.

REFERENCES:
patent: 4710787 (1987-12-01), Usagawa et al.
patent: 4716445 (1987-12-01), Sone
patent: 4716449 (1987-12-01), Miller
patent: 4981807 (1991-01-01), Jambotkar
patent: 4983532 (1991-01-01), Mitani et al.
Monolithic Integration of HEMTs and HBTs on an InP Substrate and its Application to OEICs; G. Sasaki et al. (Int. Electron Dev. Meeting Technical Digest, 1989, p. 896.
G. Sasaki et al., "Monolithic Integration of HEMTs and HBTs on an InP Substrate and Its Application to OEICs", Int. Electron Dev. Meeting Technical Digest, p. 896, 1989.

Affiliated with

Also associated with

Rating

Method of integrating heterojunction bipolar transistors with he does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of integrating heterojunction bipolar transistors with he, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of integrating heterojunction bipolar transistors with he will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-921392