Method for sputtering a PIN amorphous silicon semi-conductor dev

Chemistry: electrical and wave energy – Processes and products – Vacuum arc discharge coating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

136258, 136255, 357 2, 357 30, C23C 1500, H01L 3118

Patent

active

045280827

ABSTRACT:
A high efficiency amorphous silicon PIN semiconductor device having partially crystallized (microcrystalline) P and N layers is constructed by the sequential sputtering of N, I and P layers and at least one semi-transparent ohmic electrode. The method of construction produces a PIN device, exhibiting enhanced electrical and optical properties, improved physical integrity, and facilitates the preparation in a singular vacuum system and vacuum pump down procedure.

REFERENCES:
patent: 4270018 (1981-05-01), Gibbons
patent: 4417092 (1983-11-01), Moustakas et al.
E. Sabisky et al., "Amorphous Silicon Materials & Solar Cells: Progress & Directions", Conf. Record, 16th IEEE Photovoltaic Specialists Conf., (published 1983), pp. 1106-1110.
S. R. Das et al., J. Appl. Phys., vol. 54, pp. 3101-3105 (1983).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for sputtering a PIN amorphous silicon semi-conductor dev does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for sputtering a PIN amorphous silicon semi-conductor dev, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for sputtering a PIN amorphous silicon semi-conductor dev will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-908151

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.