Permutating analog shift register variable delay system

Details Permutating analog shift register variable delay system Permutating analog shift register variable delay system

1981-02-02

1983-08-30

Nussbaum, Marvin L.

Wave transmission lines and networks

Coupling networks

Frequency or time domain filters and delay lines utilizing...

333166, 357 24, H03H 1708, G11C 1928

Patent

active

044019572

ABSTRACT:
A dynamically variable electronic delay line for real time ultrasonic imaging systems is disclosed which controllably phases the signals associated with an array of electromechanical transducer elements and thereby enables selective scanning and dynamic focusing of a target. A controllable variable electronic time delay apparatus is coupled to each of the electromechanical transducer elements of the array having separate write-in and read-out addressing capabilities. The signals associated with a respective ultrasonic transducer element are fed in at selected write-in addresses and subsequently read-out and extracted after an initial time delay interval. The write-in and read-out address pointers of the memory system are continuously sequenced during operation of the device and the time delay interval is a function of the difference between the addresses and the clock rate. The initial delay can be varied instantaneously by modifying either the write-in or the read-out address pointer during the sequencing thereof, such modification being defined as an "edit-splice" technique. In the preferred embodiments of the invention, the time delay apparatus comprises a trio of analog shift register memories of the change coupled device (CCD) type for each transducer section together with commutating write and read means. Both the write and read means for each CCD trio are independently controllable for use in an "edit-splice" imaging system.

REFERENCES:
patent: 3787852 (1974-01-01), Puckette et al.
patent: 4205283 (1980-05-01), Donally, Jr.
patent: 4219813 (1980-08-01), Collins

Affiliated with

Also associated with

Rating

Permutating analog shift register variable delay system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Permutating analog shift register variable delay system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Permutating analog shift register variable delay system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-908055