Boots – shoes – and leggings
Patent
1990-05-10
1993-05-25
Lall, Parshotam S.
Boots, shoes, and leggings
3642303, 3642434, 3642592, 3642630, 3649483, 3649462, 3642624, 364DIG1, 395800, G06F 1516
Patent
active
052147630
ABSTRACT:
A digital computer system capable of processing two or more computer instructions in parallel and having a cache storage unit for temporarily storing machine-level computer instructions in their journey from a higher-level storage unit of the computer system to the functional units which process the instructions. The computer system includes an instruction compounding unit located intermediate to the higher-level storage unit and the cache storage unit for analyzing the instructions and adding to each instruction a tag field which indicates whether or not that instruction may be processed in parallel with one or more neighboring instructions in the instruction stream. These tagged instructions are then stored in the cache unit. The computer system further includes a plurality of functional instruction processing units which operate in parallel with one another. The instructions supplied to these functional units are obtained from the cache storage unit. At instruction issue time, the tag fields of the instructions are examined and those tagged for parallel processing are sent to different ones of the functional units in accordance with the codings of their operation code fields.
REFERENCES:
patent: 3293616 (1966-12-01), Mullery et al.
patent: 3470540 (1969-09-01), Levy
patent: 3611306 (1969-02-01), Reigel
patent: 3781814 (1973-12-01), Deerfield
patent: 4197589 (1980-04-01), Cornish et al.
patent: 4295193 (1981-10-01), Pomerene
patent: 4439828 (1984-03-01), Martin
patent: 4594655 (1986-06-01), Hao et al.
patent: 4626989 (1986-12-01), Torti
patent: 4722050 (1988-01-01), Lee et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4829422 (1989-05-01), Morton et al.
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 5050068 (1991-09-01), Dollas et al.
Acosta, R.D., et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors", IEEE Transactions on Computers, Fall, C-35 No. 9, Sep. 1986, pp. 815-828.
Anderson, V. W., et al., the IBM System/360 Model 91: "Machine Philosophy and Instruction Handling", Computer Structures: Principles and Examples (Siewiorek, et al., ed) McGraw-Hill, 1982, pp. 276-292.
Capozzi, A. J., et al., "Non-Sequential High-Performance Processing" IBM Technical Disclosure Bulletin, vol. 27, No. 5, Oct. 1984, pp. 2842-2844.
Chan, S., et al., "Building Parallelism into the Instruction Pipeline", High Performance Systems, Dec., 1989, pp. 53-60.
Murakami, K., et al., "SIMP (Single Instruction Stream/Multiple Instruction Pipelining); A Novel High-Speed Single Processor Architecture", Proceedings of the Sixteenth Annual Symposium on Computer Architecture, 1989, pp. 78-85.
Smith, J.E., "Dynamic Instructions Scheduling and the Astronautics ZS-1", IEEE Computer, Jul., 1989, pp. 21-35.
Smith, M.D., et al., "Limits on Multiple Instruction Issue", ASPLOS III, 1989, pp. 290-302.
Tomasulo, R.M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", Computer Structures, Principles, and Examples (Siewiorek, et al. ed), McGraw-Hill, 1982, pp. 293-302.
Wulf, P. S. "The WM Computer Architecture", Computer Architecture News, vol. 16, No. 1, mar. 1988, pp. 70-84.
Jouppi, N. P., et al., "Available Instruction-Level Parallelism for Superscalar Pipelined Machines", ASPLOS III, 1989, pp. 272-282.
Jouppi, N.P., "The Non-Uniform Distribution of Instruction-Level and Machine Parallelism and its Effect on Performance", IEEE Transactions on Computers, vol. 38, No. 12, Dec., 1989, pp. 1645-1658.
Ryan, D.E., "Intel's 80960: An Architecture Optimized for Embedded Control", IEEE Microcomputers, vol. 8, No. 3, Jun., 1988, pp. 63-76.
Colwell, R.P., et al., "A VLIW Architecture for a Trace Scheduling Compiler", IEEE Transactions on Computers, vol. 37, No. 8, Aug., 1988, pp. 967-979.
Fisher, J. A., "The VLIW Machine: A Multi-Processor for Compiling Scientific Code", IEEE Computer, Jul., 1984, pp. 45-53.
Berenbaum, A.D., "Introduction to the CRISP Instruction Set Architecture", Proceedings of COMPCON, Spring, 1987, pp. 86-89.
Bandyopadhyay, S., et al., "Compiling for the CRISP Microprocessor", Proceedings of COMPCON, Spring, 1987, pp. 96-100.
Hennessy, J., et al., "MIPS: A VSI Processor Architecture", Proceedings of the CMU Conference on VLSI Systems and Computations, 1981, pp. 337-346.
Patterson, E.A., "Reduced Instruction Set Computers", Communications of the ACM, vol. 28, No. 1, Jan., 1985, pp. 8-21.
Radin, G., "The 801 Mini-Computer", IBM Journal of Research and Development, vol. 27, No. 3, May, 1983, pp. 237-246.
Ditzel, D.R., et al., "Branch Folding in the CRISP Microprocessor: Reducing Branch Delay to Zero", Proceedings of COMPCON, Spring 1987, pp. 2-9.
Hwu, W.W., et al., "Checkpoint Repair for High-Performance Out-of-Order Execution Machines", IEEE Transactions on Computers vol. C36, No. 12, Dec., 1987, pp. 1496-1594.
Lee, J.K.F., et al., "Branch Prediction Strategies in Branch Target Buffer Design", IEEE Computer, vol. 17, No. 1, Jan. 1984, pp. 6-22.
Riseman, E.M., "The Inhibition of Potential Parallelism by Conditional Jumps", IEEE Transactions on Computers, Dec., 1972, pp. 1405-1411.
Smith, J.E., "A Study of Branch Prediction Strategies", IEEE Proceedings of the Eight Annual Symposium on Computer Architecture, May 1981, pp. 135-148.
Archibold, James, et al., Cache Coherence Protocols: "Evaluation Using a Multiprocessor Simulation Model", ACM Transactions on Computer Systems, vol. 4, No. 4, Nov. 1986, pp. 273-398.
Baer, J.L., et al. "Multi-Level Cache Hierarchies: Organizations, Protocols, and Performance" Journal of Parallel and Distributed Computing vol. 6, 1989, pp. 451-476.
Smith, A.J., "Cache Memories", Computing Surveys, vol. 14, No. 3 Sep., 1982, pp. 473-530.
Smith, J.E., et al., "A Study of Instruction Cache Organizations and Replacement Policies", IEEE Proceedings of the Tenth Annual International Symposium on Computer Architecture, Jun., 1983, pp. 132-137.
Vassiliadis, S., et al., "Condition Code Predictory for Fixed-Arithmetic Units", International Journal of Electronics, vol. 66, No. 6, 1989, pp. 887-890.
Tucker, S.G., "The IBM 3090 System: An Overview", IBM Systems Journal, vol. 25, No. 1, 1986, pp. 4-19.
IBM Publication No. SA22-7200-0, Principles of Operation, and IBM Pub. #SA22-7125-3 IBM Enterprise Systems Architecture/370, 1988 and Tech Newsletter SN22-5342.
The Architecture of Pipelined Computers, by Peter M. Kogge Hemisphere Publishing Corporation, 1981 pp. 220-278.
IBM Technical Disclosure Bulletin (vol. 33 No. 10A, Mar. 1991), by R. J. Eberhard Cache Mgmt., pp. 371-374.
Motorola's MC88100 User's Manual, pp. 1-1-1-13, publication prior to Apr. 27, 1990.
Blaner Bartholomew
Vassiliadis Stamatis
Augspurger Lynn L.
International Business Machines - Corporation
Kim Ken S.
Lall Parshotam S.
LandOfFree
Digital computer system capable of processing two or more instru does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital computer system capable of processing two or more instru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital computer system capable of processing two or more instru will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-904837