Integrated circuit test stimulus verification and vector extract

Details Integrated circuit test stimulus verification and vector extract Integrated circuit test stimulus verification and vector extract

1996-12-26

1999-07-06

Trans, Vincent N.

Boots, shoes, and leggings

714744, G06F 1750

Patent

active

059204907

ABSTRACT:
A logic simulation monitoring system to verify a test stimulus set and generate a test vector set for use on an Automatic Test Equipment (ATE) device during manufacturing tests. The simulation monitor executes unobtrusively as part of the logic simulation to monitor the logic simulation's real time signal activity including contention checks, output strobe margins, and ATE compatibility checks, in addition to extracting the appropriate signal response or vector resulting from a given stimulus. The simulation monitor comprises at least one simulation monitor code block generated from a combination of values from an integrated circuit parameter file and at least one code block template. Output from the simulation monitor includes a report of the contention errors and input signal errors, and a test vector set comprised of the input test stimulus set used with the logic simulation and the stimulus responses resulting from the logic simulation all in an ATE compatible and ready to use format.

REFERENCES:
patent: 4775950 (1988-10-01), Terada et al.
patent: 4860291 (1989-08-01), Damm et al.
patent: 5051938 (1991-09-01), Hyduke
patent: 5126966 (1992-06-01), Hafeman et al.
patent: 5278769 (1994-01-01), Bair et al.
patent: 5373514 (1994-12-01), Ma
patent: 5426770 (1995-06-01), Nuber
patent: 5446742 (1995-08-01), Vahabi et al.
patent: 5574893 (1996-11-01), Southgate et al.
K. P. Parker "Integrating Design and Test: Using CAE Tools For ATE Programming," Computer Society Press of the IEEE.

Affiliated with

Also associated with

Rating

Integrated circuit test stimulus verification and vector extract does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit test stimulus verification and vector extract, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit test stimulus verification and vector extract will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-904261