Television – Bandwidth reduction system
Patent
1996-08-30
1999-07-06
Tung, Bryan
Television
Bandwidth reduction system
348716, 348717, 348718, 382232, H04N 718, G06K 920
Patent
active
059203528
ABSTRACT:
A multi-channel memory system for holding video image data employs a particular form of interleaving in each channel to achieve optimum performance. Data representing luminance and chrominance components are written into the memory in respectively different channels such that the luminance information occupies one part of a memory row while the chrominance information occupies another part. The channel assignment is cycled within a memory row and is changed from one row of the memory to the next such that all luminance information in the row is contiguous and all chrominance information is contiguous yet luminance information and its corresponding chrominance information may be accessed in a single operation using all three channels. The memory is organized in three channels, each channel including two devices and each device including two banks. In addition to the interleaving of the channels, memory rows holding image data which are adjacent on the screen are stored in respectively different banks and devices such that this adjacent data may be accessed quickly.
REFERENCES:
patent: 4698674 (1987-10-01), Bloom
patent: 4758881 (1988-07-01), Laspada
patent: 4825287 (1989-04-01), Baji et al.
patent: 4924307 (1990-05-01), Landowski et al.
patent: 5136662 (1992-08-01), Maruyama et al.
patent: 5170259 (1992-12-01), Niihara
patent: 5239628 (1993-08-01), Hasebe et al.
patent: 5253041 (1993-10-01), Wine et al.
patent: 5267334 (1993-11-01), Normille et al.
patent: 5298997 (1994-03-01), Manabe
patent: 5311309 (1994-05-01), Ersoz et al.
patent: 5329365 (1994-07-01), Uz
patent: 5365272 (1994-11-01), Siracusa
patent: 5369444 (1994-11-01), Ersoz et al.
patent: 5373323 (1994-12-01), Kwon
patent: 5376969 (1994-12-01), Zdepski
patent: 5379351 (1995-01-01), Fandrianto et al.
patent: 5379356 (1995-01-01), Purcell et al.
patent: 5386237 (1995-01-01), Knee
patent: 5398072 (1995-03-01), Auld
patent: 5426463 (1995-06-01), Reininger et al.
patent: 5479212 (1995-12-01), Kurobe et al.
patent: 5583572 (1996-12-01), Sumihiro
patent: 5594813 (1997-01-01), Fandrianto et al.
patent: 5623311 (1997-04-01), Phillips et al.
patent: 5654773 (1997-08-01), Kajimoto et al.
patent: 5717461 (1998-02-01), Hoogenboom
IBM Second Edition, "IBM MPEG-2 Decoder Chip User's Guide", Jun. 1994.
SGS--Thomson Microelectronics, "MPEG-2/CCIR 601 Video Decoder", Jul. 1994, pp. 1-84.
"Advanced Information", RDRAM Reference Manual, pp. 3-7 and 12.
Matsushita Electric - Industrial Co., Ltd.
Tung Bryan
LandOfFree
Image memory storage system and method for a block oriented imag does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image memory storage system and method for a block oriented imag, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image memory storage system and method for a block oriented imag will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-903076