Programmable data port clocking system with automatic disable an

Details Programmable data port clocking system with automatic disable an Programmable data port clocking system with automatic disable an

1997-07-14

1998-11-17

Heckler, Thomas M.

39520068, G06F 1340

Patent

active

058389598

ABSTRACT:
A programmable multiconfiguration data port clocking system for use in asynchronous transfer mode communication (ATM) networks. The clocking system is programmed using a number of preselected configuration codes to automatically switch the clocking of the data port configuration of an ATM network chip. The clocking system incorporates an automatic disable circuit for eliminating random outputs from unused pins in the clocking hardware. The clocking system also employs a noise suppression circuit for reducing spurious noise into the ATM network.

REFERENCES:
patent: 4631702 (1986-12-01), Korba
patent: 4701747 (1987-10-01), Isherwood et al.
patent: 4891794 (1990-01-01), Hush et al.
patent: 4893305 (1990-01-01), Fernandez et al.
patent: 4914429 (1990-04-01), Upp
patent: 5261059 (1993-11-01), Hedberg et al.
patent: 5444700 (1995-08-01), Martikainen et al.
Sakaue, K., et al., "A 0.8-um BiCMOS ATM Switch on an 800-Mb/s Asynchronous Buffered Banyan Network", IEEE Journal of Solid-State Circuits, vol. 26, No. 8, pp. 1133-1144, ( Aug. 1991).

Affiliated with

Also associated with

Rating

Programmable data port clocking system with automatic disable an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable data port clocking system with automatic disable an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable data port clocking system with automatic disable an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-895400