Boots – shoes – and leggings
Patent
1995-12-28
1998-11-17
Teska, Kevin J.
Boots, shoes, and leggings
39518309, 364578, 364488, G06F 9455
Patent
active
058389490
ABSTRACT:
A simulator interface unit receives simulation results associated with a particular set of result identifiers and generated by an electronic design simulator. For each such result identifier, a history file manager stores a simulation result corresponding to a simulation-time value change. The history file manager additionally stores each simulation result generated beyond a first result activity during the execution of simulation code associated with each simulation-time value. The history file manager maintains an internal-time value that indicates when each stored simulation result was generated during the execution of simulation code, relative to the generation of each other stored simulation result. The history file manager generates a time translation table that associates unique simulation-time values with internal-time values. A results data server, in conjunction with viewing and interface tools, selectively present simulation results in a simulation-time format or a sequence-time format. In the simulation-time format, final simulation results generated at each simulation-time value are shown, and a set of simulation-time markers is shown. Each simulation-time marker indicates whether multiple assignments were made to a given variable during the execution of simulation code associated with a particular simulation-time value. In the sequence-time format, initial simulation results generated for a given simulation-time value as well as each variable change that occurred during the execution of simulation code associated with this simulation-time value are shown.
REFERENCES:
patent: 4456994 (1984-06-01), Segarra
patent: 4706581 (1987-11-01), Parkinson
patent: 5276854 (1994-01-01), Court et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5546562 (1996-08-01), Patel
patent: 5588142 (1996-12-01), Sharrit
patent: 5621651 (1997-04-01), Swoboda
patent: 5621670 (1997-04-01), Maeda et al.
Hassoun, J. and Pollock, S., "The Introduction of a new time dimension for verilog design analysis" from Electronic Engineering, Jan. 1995.
Design Acceleration Inc.
Teska Kevin J.
Walker Tyrone V.
LandOfFree
System and method for execution-sequenced processing of electron does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for execution-sequenced processing of electron, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for execution-sequenced processing of electron will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-895208