Patent
1997-10-17
1998-11-17
Eng, David Y.
G06F 922
Patent
active
058389458
ABSTRACT:
Disclosed is an instruction-level method and system for prefetching data or instructions of variable size to specified cache sets. A prefetch instruction containing binary fields allows the compiler, loader or runtime software to control cache prefetching and reduce thrashing by providing the prefetch hardware with information as to the optimal cache set location and the optimal amount of data to be prefetched. Support of Harvard architectures with separate instruction and data caches is provided by separate software control of instruction and data caches. The cache set number is identified to indicate into which set the information is to be preloaded. The size field provides a variable prefetch size. An address field indicates the address where prefetching begins.
REFERENCES:
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4502110 (1985-02-01), Saito
patent: 4551799 (1985-11-01), Ryan et al.
patent: 5095424 (1992-03-01), Woffinden et al.
patent: 5168560 (1992-12-01), Robinson et al.
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5305389 (1994-04-01), Palmer
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5317718 (1994-05-01), Jouppi
patent: 5367656 (1994-11-01), Ryan
patent: 5410653 (1995-04-01), Macon, Jr. et al.
patent: 5537573 (1996-07-01), Ware et al.
patent: 5551001 (1996-08-01), Cohen et al.
patent: 5603004 (1997-02-01), Kurpanek et al.
patent: 5623608 (1997-04-01), Ng
Kai Hwang and Faye A. Briggs "Computer Architecture and Parallel Processing", 1984, McGraw-Hill, Inc., pp. 102-107.
Eng David Y.
Sun Microsystems Inc.
LandOfFree
Tunable software control of harvard architecture cache memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tunable software control of harvard architecture cache memories , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tunable software control of harvard architecture cache memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-895152