Line memory circuit

Details Line memory circuit Line memory circuit

1997-07-18

1998-11-17

Tu, Trinh L.

Excavating

371 211, G06F 702

Patent

active

058386998

ABSTRACT:
A line memory circuit is provided which simultaneously carries out line memory writing and line data comparison in order to improve high speed processing. The line memory circuit of the present invention has an information bit (line match/mismatch bit) encoded at the head of each line in the line memory circuit used in an encoding circuit, wherein encoding of a picture element data of the line is avoided when a matching result is obtained. In the line memory circuit, input picture element data are stored into a line memory, and the input data are sequentially compared with picture element data on the preceding line stored in the line memory. Picture element data on the preceding line are sequentially encoded during the next line. The line memory circuit completes encoding of input picture element data during a subsequent line where picture element data are inputted, which enables high speed encoding of the input picture element data.

REFERENCES:
patent: 4726021 (1988-02-01), Horigachi et al.
patent: 5263029 (1993-11-01), Wicklund, Jr.
patent: 5376971 (1994-12-01), Kandons et al.
patent: 5646694 (1997-07-01), Horita et al.

Affiliated with

Also associated with

Rating

Line memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Line memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Line memory circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-892332