Boots – shoes – and leggings
Patent
1997-12-08
1998-11-17
Trans, Vincent N.
Boots, shoes, and leggings
364489, 364490, G06F 1750
Patent
active
058385851
ABSTRACT:
An initial placement of cells, and a routing including wires interconnecting the cells, is provided for a microelectronic integrated circuit. A grid is defined as including a plurality of first gridlines that extend parallel to a first axis, and a plurality of second gridlines that extend parallel to a second axis that is angularly displaced from the first axis. The cells are represented as vertices located at intersections of first and second gridlines, and the wires are represented as edges that extend along the first and second gridlines. Clusters of vertices are created such that each cluster includes vertices located on a respective first gridline. A "cover" is computed as including a minimum block of clusters that are connected to all other clusters by wires extending along the second gridlines. Clusters outside the cover are spatially reordered along the second axis away from the cover in descending order of numbers of wires extending from the clusters along the second gridlines. The placement is then updated and rerouted, and these operations are performed in the opposite direction and the two perpendicular directions. A quality factor, preferably the total wirelength of the routing, is computed and compared to a previous value. The entire operation is iteratively performed until the improvement in quality factor between consecutive iterations becomes less than a predetermined value. Due to the nature of the reordering, the quality factor improves monotonically for each iteration. The rerouting steps can be omitted, and edges defined by bounding boxes constructed around interconnect nets.
REFERENCES:
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4811237 (1989-03-01), Putatunda et al.
patent: 4858143 (1989-08-01), Fournier
patent: 5404313 (1995-04-01), Shiohara et al.
patent: 5416720 (1995-05-01), Fukui
patent: 5491641 (1996-02-01), Scepanovic et al.
patent: 5552722 (1996-09-01), Kean
patent: 5568636 (1996-10-01), Koford
Jurgen M. Kleinhans, Georg Sigl, Frank M. Johannes and Kurt J. Antreich; GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization; IEEE Transactions on Computer-Aided Design, vol. 10, No. 3, Mar. 1991, pp. 356-365.
B. W. Kernighan and S. Lin; An Efficient Heuristic Procedure for Partitioning Graphs; The Bell System Technical Journal, Feb. 1970, pp. 291-307.
Aleshin Stanislav V.
Andreev Alexander E.
Koford James S.
Kudryavtsev Valeriy B.
Podkolzin Alexander S.
Kik Phallaka
LSI Logic Corporation
Trans Vincent N.
LandOfFree
Physical design automation system and method using monotonically does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Physical design automation system and method using monotonically, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physical design automation system and method using monotonically will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-891219