Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-05-15
1999-07-27
Nelms, David
Static information storage and retrieval
Floating gate
Particular biasing
36518529, 3651853, 365218, G11C 1606
Patent
active
059301732
ABSTRACT:
In a method of initializing a flash EEPROM, a pre-programming operation of a predetermined data is first performed in a plurality of memory cells of a memory cell array and then an erasing operation is performed to the plurality of memory cells. Then, a verifying operation of whether the erasing operation is correctly performed is performed. During an initializing operation composed of the pre-programming operation, the erasing operation and the verifying operation, electrons or holes trapped in a tunnel oxide film are pulled out.
REFERENCES:
patent: 5068827 (1991-11-01), Yamada et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5272372 (1993-12-01), Kuzuhara et al.
patent: 5293062 (1994-03-01), Nakao
patent: 5297096 (1994-03-01), Terada et al.
patent: 5414665 (1995-05-01), Kodama
patent: 5452248 (1995-09-01), Naruke et al.
patent: 5485423 (1996-01-01), Tang et al.
patent: 5530669 (1996-06-01), Oyama
patent: 5600593 (1997-02-01), Fong
patent: 5615153 (1997-03-01), Yiu et al.
NEC Corporation
Nelms David
Nguyen Tuan T.
LandOfFree
Non-volatile semiconductor memory device having trapped charges does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device having trapped charges , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device having trapped charges will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-886915