Television signal memory-write circuit

Details Television signal memory-write circuit Television signal memory-write circuit

1985-05-03

1987-08-04

Groody, James J.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358160, H04N 504, H04N 514

Patent

active

046849866

ABSTRACT:
In a television signal memory write circuit which is synchronized by horizontal and vertical synchronizing signal patterns obtained from the television signal to be entered, the mutual positions of these patterns being measured with the aid of a measuring circuit; and depending on this measurement, the vertical synchronizing signal pattern is delayed by a variable delay circuit such that in practice the patterns are prevented from coinciding, thereby preventing a change in the position of a predetermined line number in the television signal memory circuit. This renders the circuit less sensitive to interference.

REFERENCES:
patent: 4231063 (1980-10-01), Ito et al.
patent: 4438456 (1984-03-01), Yoshinaka
patent: 4439786 (1984-03-01), Clayden et al.
patent: 4587557 (1986-05-01), Doornhein et al.
patent: 4609947 (1986-09-01), Yamagiwa et al.

Affiliated with

Also associated with

Rating

Television signal memory-write circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Television signal memory-write circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Television signal memory-write circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-886735