High speed communication processing system

Details High speed communication processing system High speed communication processing system

1987-10-01

1990-12-04

Yusko, Donald J.

Communications: electrical

Continuously variable indicating

With meter reading

370 60100, H04Q 100

Patent

active

049756958

ABSTRACT:
A communications node for handling circuit and packet switching and capable of expansion to include multiple switching matrices, multiple network processors and multiple packet processors is disclosed. Each switch matrix has multipile I/O ports and communications with user interfaces, network interfaces and other system components via bidirectional data links. At least one switch matrix is connected via a bidirectional data link to a packet processor and a network processor. All processors are interconnected via a computer bus. Switch matrices are connected to each other either by a backplane bus or via bidirectional data links.

REFERENCES:
patent: 4058672 (1977-11-01), Crager et al.
patent: 4491944 (1985-01-01), Caizergues et al.
patent: 4608685 (1986-08-01), Jain et al.
patent: 4649534 (1987-03-01), Manjaries
patent: 4685100 (1987-08-01), Coppens et al.
patent: 4710952 (1987-12-01), Kobayashi
patent: 4720854 (1988-01-01), Sand

Affiliated with

Also associated with

Rating

High speed communication processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed communication processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed communication processing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-885513