Boots – shoes – and leggings
Patent
1990-11-28
1994-05-17
Lall, Parshotam S.
Boots, shoes, and leggings
395375, 364DIG1, 3642473, 3642641, G06F 906
Patent
active
053136446
ABSTRACT:
A data processing system which is provided with a plurality of operation units and a function which executes a plurality of instructions in parallel by each of these plurality of operation units, respectively, wherein operation results executed by these plurality of operation units are reflected on flags which are included in a processor status word (PSW), thereby, those plurality of instructions are executed in parallel in the respective different operation units, and at that time, results of operation processing of the respective instructions are reflected on the flags included in the PSW, then, the flags can be updated by simple control, and the operation results executed by those plurality of operation units are reflected on the flags included in the PSW according to the order of execution of the instructions, thereby, those plurality of instructions are executed in parallel by the respective different operation units, and at that time, the results of operation processing of the respective instructions are reflected on the flags included in the PSW according to the order of execution of the instructions, whereby enabling to realize the high speed operation without providing such complicated processing as temporarily saving information for reflecting the results of operation processing on the flags until processing of the preceding instructions is finished.
REFERENCES:
patent: 4295193 (1981-10-01), Pomerene
patent: 4476525 (1984-10-01), Ishii
patent: 4626989 (1986-12-01), Torii
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4819155 (1989-04-01), Wulf et al.
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4901235 (1990-02-01), Vora et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 5150470 (1992-09-01), Hicks et al.
patent: 5167026 (1992-11-01), Murray et al.
"Computer Structures: Principles and Examples", Siewirok et al., pp. 293-302 (Chapter 19).
"Design & Considerations for 32-Bit Microprocessor TX3", Okamoto, et al., Compcon 88, Spring Digest of Papers.
"A 1,000,000 Transister Microprocessor," Kohn et al., 1989 IEEE ISSCC Digest of Technical Papers, pp. 54-55.
Matsuo Masahito
Shimizu Toru
Lall Parshotam S.
Lim Krisna
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
System having status update controller for determining which one does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System having status update controller for determining which one, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System having status update controller for determining which one will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-885207