Boots – shoes – and leggings
Patent
1978-03-09
1982-05-04
Springborn, Harry E.
Boots, shoes, and leggings
307518, G06F 922
Patent
active
043285589
ABSTRACT:
A pulse generating circuit is coupled to an address decoder to provide the address enable signal to the address decoder. An input pulse is provided to the pulse generating circuit and the output of the pulse generating circuit is coupled to the address decoder. The output of the pulse generating circuit keeps the address decoder enabled until the trailing edge of the input pulse. Internal to the pulse generating circuit the input pulse is connected to a delay. The output of the delay is connected to a first NOR gate. Another input of the first NOR gate receives the input pulse. The output of the first NOR gate is connected to a second NOR gate. Another input of the second NOR gate also receives the input pulse. The output of the second NOR gate is the output of the pulse generating circuit which is coupled to the address decoder. The pulse generating circuit provides a momentary output pulse at the trailing edge of the input pulse to momentarily inhibit the address decoder. The pulse generating circuit is particularly useful, in a microprocessor having an on-chip RAM, to inhibit the RAM address decoder at the trailing edge of a signal derived from a microprocessor clock thereby virtually eliminating instability problems of the RAM.
REFERENCES:
patent: 2984789 (1961-05-01), O'Brien
patent: 3229258 (1966-01-01), Heibeck et al.
patent: 3619790 (1971-11-01), Brooksbank
patent: 3624519 (1971-11-01), Beydler
patent: 3628065 (1971-12-01), Hill
patent: 3728635 (1973-04-01), Eisenberg
patent: 3735270 (1973-05-01), Holub
patent: 3736567 (1973-05-01), Lotan et al.
patent: 3737637 (1973-06-01), Frankeny et al.
patent: 3792355 (1974-02-01), Miyata et al.
patent: 3792362 (1974-02-01), Grant
patent: 3862440 (1975-01-01), Suzuki et al.
patent: 3894247 (1975-07-01), DeJong
patent: 3919695 (1975-11-01), Gooding
patent: 3925735 (1975-12-01), Dzeki et al.
patent: 3947829 (1976-03-01), Suzuki
patent: 3959781 (1976-05-01), Mehta et al.
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 3970944 (1976-07-01), Huellwegen
patent: 4035663 (1977-07-01), Stodola
patent: 4050096 (1977-09-01), Bennett et al.
patent: 4061975 (1977-12-01), Sugai
patent: 4063117 (1977-12-01), Laugesen et al.
patent: 4063308 (1977-12-01), Collins et al.
patent: 4069429 (1978-10-01), White et al.
patent: 4104860 (1978-08-01), Stickel
patent: 4110639 (1978-08-01), Redwine
patent: 4122361 (1078-10-01), Clemen et al.
Musa Fuad H.
Shaw Pern
Barbee Joe E.
Motorola Inc.
Springborn Harry E.
LandOfFree
RAM Address enable circuit for a microprocessor having an on-chi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with RAM Address enable circuit for a microprocessor having an on-chi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RAM Address enable circuit for a microprocessor having an on-chi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-884908