Method and apparatus for protecting circuits subjected to high v

Details Method and apparatus for protecting circuits subjected to high v Method and apparatus for protecting circuits subjected to high v

1997-06-10

1999-07-27

Ton, My-Trang Nu

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Current driver

326 83, H03K 300

Patent

active

059296674

ABSTRACT:
A CMOS off-chip driver circuit and a method of operating the circuit are provided. The circuit has two pull-down transistors and two pull-up transistors, each pull-up transistor has a gate. A voltage source provides voltage at a logic-high output voltage of approximately 3.3 volts. An output terminal is provided. Initially, a logic-low output voltage is applied to the gate of each of the two pull-up transistors. A condition is detected in which the voltage of the output terminal is greater than a predetermined threshold voltage. The predetermined threshold voltage is between approximately 2.5 volts and approximately 3.3 volts. The voltage applied to the gate of each of the pull-up transistors is raised to an intermediate level that is greater than the logic-low output voltage and less than the logic-high output voltage while the condition is detected. The intermediate level may be approximately 1.5 volts. A clamping mechanism is provided for sinking current from the output terminal to the voltage source, when the voltage of the output terminal is greater than the logic-high output voltage. The clamping mechanism sources current to the output terminal from a ground conductor that provides the logic-low output voltage to the pull-down transistor, when the voltage of the output terminal is less than the logic-low output voltage.

REFERENCES:
patent: 4689504 (1987-08-01), Raghunathan et al.
patent: 4782250 (1988-11-01), Adams et al.
patent: 5262779 (1993-11-01), Sauer
patent: 5272481 (1993-12-01), Sauer
patent: 5300835 (1994-04-01), Assar et al.
patent: 5387826 (1995-02-01), Shay et al.
patent: 5440244 (1995-08-01), Richter et al.
patent: 5440249 (1995-08-01), Schucker et al.
patent: 5510731 (1996-04-01), Dingwall
patent: 5537060 (1996-07-01), Baek
patent: 5576635 (1996-11-01), Partovi et al.
patent: 5604449 (1997-02-01), Erhart et al.

Affiliated with

Also associated with

Rating

Method and apparatus for protecting circuits subjected to high v does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for protecting circuits subjected to high v, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for protecting circuits subjected to high v will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-883211