Method and apparatus for simulating a microelectronic circuit

Details Method and apparatus for simulating a microelectronic circuit Method and apparatus for simulating a microelectronic circuit

1992-07-23

1994-05-17

Ruggiero, Joseph

Boots, shoes, and leggings

364488, 364578, G06F 1520

Patent

active

053133986

ABSTRACT:
A method and apparatus for simulating a microelectronic circuit includes the steps of storing of a microelectronic circuit or system representation in a computer system and then dividing the circuit or system into portions containing nonlinear elements and linear partitions. The linear partitions are then independently solved for by modelling each linear partition using Asymptotic Waveform Evaluation (AWE) to form multiport admittance macromodels. These macromodels provide admittance and current stencils, which may be functions of time, to a global MNA matrix used by SPICE at each time point to simulate the operation of the entire microelectronic circuit. A linearized transient representation for the nonlinear elements is provided as SPICE admittance and current stencils using conventional techniques. By using AWE techniques to solve the linear partitions separately, significant savings in computation time and improved computational storage efficiency can be achieved.

REFERENCES:
patent: 4918643 (1990-04-01), Wong
patent: 5047971 (1991-09-01), Horwitz
patent: 5051911 (1991-09-01), Kimura et al.
patent: 5081602 (1992-01-01), Glover
patent: 5210699 (1993-05-01), Harrington
Raghavan et al., "Awespice: A General Tool for the Accurate and Efficient Simulation of Interconnect Problems"-Proc. 29th ACM/IEEE Design Automation Conference-Abstract-Jun. 8-12, 1992; Anaheim, Calif.
Pillage and Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis", IEEE Transactions on Computer-Aided Design, vol. 9, No. 4, pp. 352-366, Apr. 1990.
Huang, Raghavan and Rohrer, "AWEism: A Program for the Efficient Analysis of Linear(ized) Circuits", Technical Digest of IEEE Internat'l. Conference on Computer-Aided Design, pp. 534-537, Nov., 1990.
Xieand Nakhla, "Delay and Crosstalk Simulation of High-Speed VSLI Interconnects with Nonlinear Terminations", Technical Digest of the IEEE Internat'l. Conference on Computer-Aided Design, pp. 66-69, 1991.
Anastasakis, Gopal, Kim and Pillage, "On the Stability of Moment-Matching Approximations in Asymptotic Waveform Evaluation," Proceedings of 29th ACM/IEEE Automation Conf., Jun., 1992.

Affiliated with

Also associated with

Rating

Method and apparatus for simulating a microelectronic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for simulating a microelectronic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for simulating a microelectronic circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-882097