Method of characterizing reliability in bipolar semiconductor de

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

324158T, 364552, G01R 3126, G01R 3102

Patent

active

045204489

ABSTRACT:
This invention concerns a method of characterizing the reliability in bipolar semiconductor devices having reliability detracting leakage current due to a parasitic FET transistor between the p-type isolation (source) and base regions (drain) of the bipolar, NPN transistor. The source of this PNP parasitic FET transistor, i.e., the isolation region and the gate are provided with electrodes and the drain region and gate electrodes short-circuited. Then, a reliability function R is determined as equal to the product N.sub.SS .times.N.sub.eff .times.N.sub.D 1/2, wherein N.sub.SS, is the interface charge density, N.sub.eff, is the oxide charge density, and N.sub.D, is the impurity concentration in the epitaxial layer. This function is correlated with the time-to-fail, such as, for instance, T.sub.50. It suffices to characterize the manufacturing line beforehand by plotting curve R=f(T.sub.50); to this end, the reliability functions and their respective times-to-fail after a burn-in step, are measured for different batches of wafers. Then, it suffices to measure the reliability function for any given batch and to deduce therefrom, according to the curve, the time-to-fail, directly. Such a method makes it possible to save time on the pilot lines while a novel bipolar semiconductor product is being developed, and to have a very rapid reaction time on the manufacturing lines, when such a reliability defect occurs.

REFERENCES:
patent: 3465427 (1969-09-01), Barson et al.
patent: 3889188 (1975-06-01), Trindade
patent: 3939381 (1976-02-01), Meany
patent: 4144493 (1979-03-01), Lee et al.
patent: 4180439 (1979-12-01), Deines et al.
patent: 4281449 (1981-08-01), Ports et al.
patent: 4302875 (1981-12-01), Sator et al.
"Inadequacy of the Classical Theory of the MOS Transistor Operating in Weak Inversion", R. J. Van Overstraeten et al.
IEEE Trans. on Electron Devices, vol. Ed 20, Dec. 1973.
"Advanced Study Institute for IC Design", F. M. Klaasen, Jul. 19-29 1977--Review of Physical Models for MOS Transistor, pub. by Catholic University of Louvain.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of characterizing reliability in bipolar semiconductor de does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of characterizing reliability in bipolar semiconductor de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of characterizing reliability in bipolar semiconductor de will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-872160

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.