Patent
1997-10-16
1999-12-14
Hafiz, Tariq R.
395704, G06F 944
Patent
active
060028750
ABSTRACT:
A method for the reduction of instruction cache misses comprises step of generating function profiles of potential cache misses, step of computing function activities and dividing them in nonzero-activity functions and zero-activity functions, step of allocating all the nonzero-activity functions to cache space, step of mapping the nonzero-activity functions from cache space to memory space, step of mapping the zero-activity functions so as to fill allocation holes in memory space.
REFERENCES:
patent: 5121492 (1992-06-01), Saville, III et al.
patent: 5325525 (1994-06-01), Shan et al.
patent: 5446876 (1995-08-01), Levine et al.
patent: 5581778 (1996-12-01), Chin et al.
patent: 5768500 (1998-06-01), Agrawal et al.
patent: 5774724 (1998-06-01), Heisch
patent: 5809450 (1998-09-01), Chrysos et al.
patent: 5862385 (1999-09-01), Iitsuka
Pettis et al., "Profile Guided Code Positioning", Proc. Conf. on Programming Language Design and Implementation, pp. 16-26 (1990).
Hwu et al., "Achieving High Instruction Cache Performance with an Optimizing Compiler", Proc. 16th Ann. Int'l. Symp. on Computer Architecture, pp. 242-251 (1989).
Efficient Memory Programming David Loshin pp. 57-58 Nov. 1998.
Microsoft Visual C++ Source Profiler User's Guide pp. 1-72, 1993.
Hafiz Tariq R.
Ingberg Todd
NEC Corporation
LandOfFree
Method for the reduction of instruction cache miss rate using op does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for the reduction of instruction cache miss rate using op, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for the reduction of instruction cache miss rate using op will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-871857