Patent
1986-02-19
1988-12-27
James, Andrew J.
357 45, 357 2314, 357 239, 357 2312, H01L 2978
Patent
active
047944331
ABSTRACT:
A non-volatile semiconductor memory device has source and drain regions disposed in spaced apart relation adjacent the surface of a semiconductor substrate to define in the substrate a channel region having a first channel region portion in contract with the drain region and a second channel region portion between the first channel region portion and the source region. A floating gate electrode is disposed over the channel region between the source and drain regions, and a gate insulating layer is disposed between the channel region and the floating gate electrode. A writing drain voltage of one polarity is applied to the drain region and a writing floating gate voltage of the same polarity is applied by capacitance coupling to the floating gate electrode in order to more strongly invert the first channel region portion and more weakly invert the second channel region portion relative to one another to effect the injection of electric charges which comprise part of the channel current into the floating gate electrode from a position where the first channel region portion under strong inversion is in contact with the second channel region portion under weak inversion, the position being more distant from the drain region than the width of a depletion layer under the drain region formed between the drain region and the semiconductor substrate.
REFERENCES:
patent: 3439236 (1969-04-01), Bucher
patent: 3714522 (1973-01-01), Komiya et al.
patent: 3767983 (1973-10-01), Berglund
patent: 4103344 (1978-07-01), Fagan et al.
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky et al.
patent: 4409723 (1983-10-01), Harari
patent: 4425631 (1984-01-01), Adam
patent: 4442447 (1984-04-01), Ipri et al.
patent: 4558339 (1985-12-01), Angle
patent: 4589009 (1986-05-01), Motameri
patent: 4615020 (1986-09-01), Rinerson et al.
Chang et al., "Dynamic One-Device Storage Cell with Nonvolatile Backup Mode, " IBM Technical Disclosure Bulletin, vol. 11, No. 3, Aug. 1975, pp. 561-652.
Verwey, "Atmos.-An Electrically Reprogrammable Read-Only Memory Device, IEEE Transactions on Electron Devices," vol. F26 -21, No. 10, Oct. 74, pp 631-635.
Kamiya Masaaki
Kojima Yoshikazu
Adams Bruce L.
James Andrew J.
Kabushiki Kaisha Daini Seikosha
Mintel William A.
Wilks Van C.
LandOfFree
Non-volatile semiconductor memory with non-uniform gate insulato does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory with non-uniform gate insulato, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory with non-uniform gate insulato will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-870818